ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface
☆18Dec 23, 2020Updated 5 years ago
Alternatives and similar repositories for arty-s7-multinic
Users that are interested in arty-s7-multinic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Apr 7, 2022Updated 4 years ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 4 years ago
- open-source Ethenet media access controller for Ariane on Genesys-2☆21May 19, 2026Updated 2 months ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Feb 28, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Dec 24, 2016Updated 9 years ago
- Arduino style API for GD32 F1, GD32F3, GD32VF1, CH32F1, CH32V30x and STM32F1, FreeRTOS and Cmake build system included. Some rust was add…☆14Jul 22, 2026Updated last week
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆19Oct 7, 2025Updated 9 months ago
- GD-IDE for the Toshiba GD-ROM☆12Aug 22, 2020Updated 5 years ago
- RTL-SDR 433MHz signal recovery with MATLAB☆12Feb 13, 2015Updated 11 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆47Dec 24, 2024Updated last year
- a USB2 highspeed device core, written in amaranth HDL☆53Sep 17, 2024Updated last year
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Network Tap based on the ZedBoard and Ethernet FMC☆15Jul 7, 2026Updated 3 weeks ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- 移植LWIP,支持freeRTOS和socket编程☆10Mar 8, 2019Updated 7 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- FPGA LVDS LCD driver☆15Apr 7, 2016Updated 10 years ago
- Framework for FPGA-accelerated Middlebox Development☆49Feb 18, 2023Updated 3 years ago
- FPGA video scaler running on Intel Arria 10☆12May 28, 2019Updated 7 years ago
- FPGA implementation of an ADAT receiver/transmitter using amaranth HDL☆13Sep 17, 2024Updated last year
- Direct Access Memory for MPSoC☆13Jun 16, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- A cheatsheet and syntax summary for yUML☆14Oct 4, 2016Updated 9 years ago
- A2DP agent for promiscuous/permissive audio sinc.☆10Aug 31, 2023Updated 2 years ago
- ☆12Mar 9, 2018Updated 8 years ago
- fpga for utrasound mobile device☆13Aug 10, 2015Updated 10 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 5 years ago
- Binary Decompilation of the Polo G40 Digifant-1 Controller☆12Oct 21, 2018Updated 7 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- Template project for LiteX-based SoCs☆22May 20, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 360nosc0pe Yocto build environment☆13Aug 27, 2018Updated 7 years ago
- Spectrum Analyzer with Arduino: An Arduino Due and a PC give you the frequency response of any device, filter or amplifier, up to 100kHz.☆24Jan 2, 2024Updated 2 years ago
- lwip with simple IPsec and MACsec implementations☆12Jun 24, 2022Updated 4 years ago
- Tiny 3D Engine for the Sega Dreamcast's Visual Memory Unit by Rockin'-B, written in pure LC86k assembly.☆22Aug 20, 2023Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆66Mar 26, 2021Updated 5 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆14Nov 26, 2024Updated last year
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago