rprinz08 / arty-s7-multinicLinks
ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface
☆13Updated 4 years ago
Alternatives and similar repositories for arty-s7-multinic
Users that are interested in arty-s7-multinic are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆60Updated last week
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Updated 3 weeks ago
- Digital FM Radio Receiver for FPGA☆61Updated 9 years ago
- Small footprint and configurable SPI core☆42Updated 2 weeks ago
- ☆16Updated 3 years ago
- LiteX based FPGA gateware for Thunderscope.☆26Updated last year
- ☆19Updated 4 years ago
- Wishbone controlled I2C controllers☆50Updated 8 months ago
- Collection of projects for various FPGA development boards☆45Updated last year
- VHDL PCIe Transceiver☆28Updated 5 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 5 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆85Updated 2 weeks ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 6 months ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆22Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆65Updated last week
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Use ECP5 JTAG port to interact with user design☆30Updated 3 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Small footprint and configurable JESD204B core☆45Updated last month
- USB Full Speed PHY☆45Updated 5 years ago
- ☆20Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆30Updated 2 years ago
- Freecores website☆19Updated 8 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆33Updated 7 months ago