rprinz08 / arty-s7-multinic
ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface
☆13Updated 4 years ago
Alternatives and similar repositories for arty-s7-multinic:
Users that are interested in arty-s7-multinic are comparing it to the libraries listed below
- Small footprint and configurable Inter-Chip communication cores☆57Updated 2 weeks ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆29Updated 2 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- ☆45Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Small footprint and configurable SPI core☆41Updated 2 weeks ago
- Collection of projects for various FPGA development boards☆44Updated 11 months ago
- Small footprint and configurable JESD204B core☆42Updated 2 weeks ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆20Updated last year
- EVEREST: e-Versatile Research Stick for peoples☆36Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- ☆19Updated 4 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆72Updated 10 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 5 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 4 months ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆28Updated last year
- A configurable USB 2.0 device core☆31Updated 4 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆43Updated last year
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 9 months ago
- Extensible FPGA control platform☆60Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated last month
- ECP5 FPGA in an "S7 Mini" form factor☆79Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆54Updated 2 years ago