NotCamelCase / AccellantLinks
Demo SoC
☆10Updated last year
Alternatives and similar repositories for Accellant
Users that are interested in Accellant are comparing it to the libraries listed below
Sorting:
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆53Updated 2 years ago
- Tiny programs from various sources, for testing softcores☆116Updated 5 months ago
- Graphics demos☆110Updated last year
- TinyGPUs, making graphics hardware for 1990s games☆148Updated 4 months ago
- Linux capable RISC-V SoC designed to be readable and useful.☆151Updated last month
- A pipelined RISC-V processor☆57Updated last year
- ☆15Updated 2 months ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆174Updated 2 years ago
- Doom classic port to lightweight RISC‑V☆94Updated 2 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆56Updated last year
- A Full Hardware Real-Time Ray-Tracer☆107Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆45Updated 4 months ago
- A SoC for DOOM☆18Updated 4 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆47Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆85Updated 3 weeks ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- Virtual Development Board☆60Updated 3 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆30Updated 4 years ago
- FPGA GPU design for DE1-SoC☆72Updated 3 years ago
- ☆59Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆127Updated 10 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆95Updated last month
- Another tiny RISC-V implementation☆56Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆39Updated 3 years ago
- FPGA 101 - Workshop materials☆76Updated 6 years ago