Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.
☆12Jan 15, 2017Updated 9 years ago
Alternatives and similar repositories for ChipVault
Users that are interested in ChipVault are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GHDL C extensions☆11Feb 20, 2020Updated 6 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆20Aug 18, 2025Updated 7 months ago
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Dec 19, 2024Updated last year
- ☆17Apr 20, 2023Updated 2 years ago
- ☆18May 24, 2021Updated 4 years ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 4 months ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- ☆27Feb 15, 2025Updated last year
- Plex Meta-Data Agent for scene videos from multiple adult sites☆23Mar 6, 2024Updated 2 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- ☆14Feb 24, 2025Updated last year
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- ☆12Jan 19, 2022Updated 4 years ago
- ☆11Apr 25, 2020Updated 5 years ago
- Make Vim complete like a modern editor - does the right thing. Works with Ultisnips and neocomplete.☆20Apr 15, 2017Updated 8 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 9 years ago
- ☆27Jul 16, 2017Updated 8 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- ☆19Dec 18, 2024Updated last year
- ☆37Jul 3, 2024Updated last year
- FastImp is a wideband impedance extraction program for 3D geometries☆13Nov 6, 2017Updated 8 years ago
- A map of relationships among cryptographic primitives☆12Dec 17, 2018Updated 7 years ago
- MIL-STD-1553 <-> SPI bridge☆31Sep 4, 2018Updated 7 years ago
- A mine sweeper implementation for the flipper zero.☆13Mar 5, 2026Updated 2 weeks ago
- Tiny Tapeout 06☆15Nov 15, 2025Updated 4 months ago
- Embedded hardware accelerator of multilayer perceptrons for lightweight machine learning☆18Dec 3, 2016Updated 9 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15Updated this week
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- Prototyping the performance of various components of a theoretical faster Twitter☆67Jan 9, 2023Updated 3 years ago
- A quick and dirty rest interface to the slurm api and commands.☆12Nov 8, 2017Updated 8 years ago
- autotest-like runner for nosetests☆57Apr 16, 2016Updated 9 years ago