Alternatives and similar repositories for homemade-riscv

Users that are interested in homemade-riscv are comparing it to the libraries listed below

• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 3 years ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆53Updated 5 years ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆29Updated last year
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆47Updated 4 years ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆31Updated last year
• ciniml / fpga_samples
  FPGA samples
  ☆23Updated last week
• shioyadan / advanced-computer-organization
  ☆171Updated last year
• tnishinaga / RPi_Micon_C85book
  「BareMetalで遊ぶ Raspberry Pi」のプログラムです。
  ☆47Updated 7 years ago
• moizumi99 / m99_riscv_emulator
  Simple RISC-V emulator
  ☆16Updated 5 years ago
• i4kimura / chisel-minicpu
  ☆14Updated 6 years ago
• KyotoMicrocomputer / solid-rapi4
  SOLID for Raspberry Pi 4
  ☆36Updated last year
• msyksphinz-self / support_ca_llvm_book
  ☆142Updated last year
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆28Updated last year
• tomoyuki-nakabayashi / Embedded-Rust-from-Basics
  中林智之、井田健太が執筆した『基礎から学ぶ 組込みRust』 (C&R研究所) のサポートサイトです。
  ☆114Updated 4 years ago
• ep2k / epGB
  Game Boy / Game Boy Color emulator running on an FPGA
  ☆18Updated last year
• ciniml / debug-tools-builder
  Build scripts of debug tools for Cortex M
  ☆16Updated 2 years ago
• icf3 / zevios
  original 8bit CPU of ICF3-Z
  ☆12Updated 5 years ago
• kazunori279 / CPU32
  Tiny MIPS for Terasic DE0
  ☆36Updated 11 years ago
• tomoyuki-nakabayashi / book
  The Embedded Rust Bookの和訳レポジトリです
  ☆30Updated 4 years ago
• ciniml / seccamp_riscv_cpu
  セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場
  ☆37Updated 5 months ago
• msyksphinz-self / xv6_translate
  translation of XV6
  ☆49Updated 7 years ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆107Updated 3 years ago
• nananapo / veryl-riscv-book
  Let's write RISC-V CPU in Veryl!
  ☆54Updated 2 weeks ago
• VLSI-JP / VLSI-JP.github.io
  ☆26Updated last week
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆25Updated 11 months ago
• tanakamura / pllp
  ☆63Updated 2 years ago
• 771-8bit / SerialMonitorEssential
  ☆30Updated 9 months ago
• ytoyoyama / interface_trykernel
  Interface 2023年7月号 特集「ゼロから作るOS」配布プログラム
  ☆71Updated 8 months ago
• msyksphinz-self / swimmer_rust
  RISC-V Simulator written in Rust
  ☆20Updated 5 years ago