Alternatives and similar repositories for riscv_pipeline:

Users that are interested in riscv_pipeline are comparing it to the libraries listed below

• cebarobot / UCAS-CALab-mycpu_verify
  计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9
  ☆26Updated 3 years ago
• Zen-and-the-Art-of-Balanced-Bike / QueFOC
  无刷电机驱动 FOC for BLDC motor, code and pcb project
  ☆12Updated last year
• zilongxyx / ARM_Cortex-M0-on-FPGA
  【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目
  ☆19Updated 6 months ago
• Eslzzyl / riscv-pipeline-cpu
  合肥工业大学《系统硬件综合设计》五级流水线 RISC-V CPU
  ☆15Updated last year
• Azalea8 / riscv_cpu
  riscv指令集，单周期以及五级流水线CPU
  ☆31Updated 3 weeks ago
• BigPig-Bro / udp_gmii_ov5640
  本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛（高云赛道）项目，题目基于高云FPGA的多路网络视频监控编码系统。
  ☆46Updated last year
• FPGAGroup / gowinnes
  GoWin FPGA implement nes/fc
  ☆14Updated last year
• JerryYin777 / FPGA_Competition-RISC-V_Processor-in-PGL22G
  FPGA Innovation Design Competition：RISC-V Processor-based Hardware and Software Design in PGL22G
  ☆12Updated last year
• BigPig-Bro / Gowin
  【例程】国产高云FPGA 开发板及其工程
  ☆25Updated 3 months ago
• chenshuo / veriloglabs
  Undergraduate digital circuit laboratory
  ☆21Updated last year
• spokeyjoe / LoongArchCPU
  A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.
  ☆19Updated 8 months ago
• Tan-YiFan / DigitalLogic-Autumn2020
  复旦大学 数字逻辑与部件设计实验 2020秋
  ☆45Updated 2 years ago
• VxTeemo / RemoteOscilloScope_Sender
  Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. 使用1M采样率实现200M等效采样，将数据发送到STM32上 Altera FPGA EP4CE22E22C8, ADS828E
  ☆12Updated 4 years ago
• BigPig-Bro / Cyclone-IV
  【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板
  ☆19Updated 3 weeks ago
• u3oR / fft_verilog
  使用verilog实现流水线 FFT
  ☆12Updated 6 months ago
• nobotro / fpga_riscv_cpu
  fpga verilog risc-v rv32i cpu
  ☆11Updated last year
• zzzzzxh499 / Pango_voice_magicbox
  第八届集创赛紫光同创杯国二FPGA部分
  ☆12Updated 4 months ago
• MongooseOrion / Multi_Channel_Image_Splicing
  This repository is used to store RTL code for combining a single video source from multiple video sources.
  ☆10Updated 3 months ago
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆57Updated 2 years ago
• redlightASl / Notes
  ☆65Updated 2 weeks ago
• whik / cortex_m3_on_xc7a100t
  ☆15Updated 2 years ago
• rumengshanhe / ADPLL_base_Verilog
  基于Verilog实现的全数字锁相环
  ☆25Updated 3 years ago
• srimanthtenneti / SOC-Design-ARM-M0
  This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.
  ☆11Updated last year
• yu-mingfu / FPGA_EP4CE6E22C8N_Board
  一款Cyclone Ⅳ(EP4CE6E22C8N)的FPGA板，板载JTAG下载电路、HDMI(output)、UART、SDRAM、TFT-LCD等
  ☆13Updated last year
• ganyunhan / DUAL-OV5640-for-GOWIN
  A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board
  ☆33Updated 3 years ago
• suisuisi / FPGAandGames
  FPGA实现各种小游戏，学习并快乐着
  ☆67Updated 2 years ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 8 months ago
• luyufan498 / CPU_start_from_0
  从零开始设计一个CPU (Verilog)
  ☆50Updated 3 years ago
• rave1sking / single_cycle_RISCV_CPU_Design-32bit
  Verilog实现单周期非流水线32位RISCV指令集（45条）CPU
  ☆36Updated 4 years ago
• oscourse-tsinghua / undergraduate-zwpu2019
  http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019
  ☆10Updated 5 years ago