Crzax / riscv_pipelineLinks
这是武汉大学WHU 计算机组成与设计 RISC-V CPU 流水线设计,包括Modelsim仿真测试,vivado下FPGA(NEXYS A7)测试。
☆27Updated last year
Alternatives and similar repositories for riscv_pipeline
Users that are interested in riscv_pipeline are comparing it to the libraries listed below
Sorting:
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆61Updated last year
- FPGA实现各种小游戏,学习并快乐着☆77Updated 3 years ago
- An AXI DDR3 SDRAM controller for FPGA☆41Updated last year
- TFT Clock by Gowin FPGA | 华中科技大学电信学院硬件课设基于国产高云FPGA的多功能TFT屏数字钟☆10Updated 2 years ago
- The system is a FPGA-based system that can recognize object in videos.☆16Updated 6 months ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆11Updated last year
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品:Cortex-M0智能飞机大战游戏机 开源项目☆21Updated last year
- 【例程】国产高云FPGA 开发板及其工程☆39Updated last year
- 一款Cyclone Ⅳ(EP4CE6E22C8N)的FPGA板,板载JTAG下载电路、HDMI(output)、UART、SDRAM、TFT-LCD等☆15Updated 2 years ago
- ☆22Updated 3 years ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU