Alternatives and similar repositories for riscv_pipeline

Users that are interested in riscv_pipeline are comparing it to the libraries listed below

• BigPig-Bro / udp_gmii_ov5640
  本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛（高云赛道）项目，题目基于高云FPGA的多路网络视频监控编码系统。
  ☆48Updated last year
• MongooseOrion / FPGA-Image-Recognition
  The system is a FPGA-based system that can recognize object in videos.
  ☆10Updated 3 months ago
• BigPig-Bro / Gowin
  【例程】国产高云FPGA 开发板及其工程
  ☆32Updated 10 months ago
• lauchinyuan / FPGA_DDR3_Ctrl
  An AXI DDR3 SDRAM controller for FPGA
  ☆39Updated last year
• ganyunhan / DUAL-OV5640-for-GOWIN
  A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board
  ☆33Updated 3 years ago
• redlightASl / Notes
  ☆82Updated 3 weeks ago
• whik / cortex_m3_on_xc7a100t
  ☆20Updated 3 years ago
• Floatkyun / Ultra-Vision
  2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision （基于Ti60F225的无极缩放算法实现）
  ☆68Updated 4 months ago
• suisuisi / FPGAandGames
  FPGA实现各种小游戏，学习并快乐着
  ☆74Updated 3 years ago
• WangXuan95 / FPGA-HDMI
  An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器
  ☆64Updated last year
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆62Updated 2 years ago
• VxTeemo / RemoteOscilloScope_Sender
  Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. 使用1M采样率实现200M等效采样，将数据发送到STM32上 Altera FPGA EP4CE22E22C8, ADS828E
  ☆13Updated last week
• zilongxyx / ARM_Cortex-M0-on-FPGA
  【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目
  ☆19Updated last year
• suisuisi / FPGATechnologyGroup
  FPGA Technology Exchange Group相关文件管理
  ☆47Updated last week
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆65Updated 3 years ago
• MongooseOrion / Multi_Channel_Image_Splicing
  This repository is used to store RTL code for combining a single video source from multiple video sources.
  ☆14Updated 9 months ago
• cebarobot / UCAS-CALab-mycpu_verify
  计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9
  ☆30Updated 3 years ago
• luyixdu / ZYNQ_ov5640_hdmi_frame_difference
  帧差法运动目标检测，基于ZYNQ7020
  ☆70Updated 4 years ago
• yu-mingfu / FPGA_EP4CE6E22C8N_Board
  一款Cyclone Ⅳ(EP4CE6E22C8N)的FPGA板，板载JTAG下载电路、HDMI(output)、UART、SDRAM、TFT-LCD等
  ☆14Updated 2 years ago
• RegiaYoung / RISC-V-CPU
  记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU
  ☆14Updated 3 years ago
• Eslzzyl / riscv-pipeline-cpu
  合肥工业大学《系统硬件综合设计》五级流水线 RISC-V CPU
  ☆17Updated last year
• Reconfigurable-Computing / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆24Updated 2 years ago
• Starrynightzyq / ZYNQ-PYNQ-Z2-Gobang
  2018第二届全国大学生FPGA创新设计邀请赛的作品
  ☆60Updated 6 years ago
• verimake-team / SparkRoad-V
  ☆64Updated 6 months ago
• FPGAGroup / gowinnes
  GoWin FPGA implement nes/fc
  ☆15Updated last year
• DOUDIU / AXIS-AXI4-AXIS
  This project is designed to delay the output of the video stream in AXI-STREAM format.
  ☆11Updated last year
• eleven-3 / fft_verilog
  使用verilog实现流水线 FFT
  ☆14Updated last year
• spokeyjoe / LoongArchCPU
  A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.
  ☆25Updated last year
• wzp21142 / mips-cpu-and-microsystem
  基于Verilog实现的三个MIPS架构CPU项目,按顺序实现了单周期,多周期以及基于多周期的微系统. Three Verilog-based MIPS CPU projects, simulate pipelined cpu based on mips instructi…
  ☆16Updated 4 years ago
• Nuclei-Software / nuclei-board-labs
  Nuclei Board Labs
  ☆60Updated last year