这是武汉大学WHU 计算机组成与设计 RISC-V CPU 流水线设计，包括Modelsim仿真测试，vivado下FPGA(NEXYS A7)测试。
☆33May 21, 2024Updated 2 years ago
Alternatives and similar repositories for riscv_pipeline
Users that are interested in riscv_pipeline are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目☆22Jul 13, 2024Updated last year
- Mini RISC-V SOC☆13Nov 13, 2015Updated 10 years ago
- 合肥工业大学《系统硬件综合设计》五级流水线 RISC-V CPU☆34Sep 24, 2023Updated 2 years ago
- Wearanize+ is a multimodal sleep dataset containing overnight sleep data from 130 young, healthy participants using PSG and three wearabl…☆23Jun 7, 2026Updated 3 weeks ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.☆18Oct 29, 2024Updated last year
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆24Jul 20, 2023Updated 2 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆21Jun 3, 2023Updated 3 years ago
- This project presents a novel approach for J peak detection in Heart-Rate monitoring. The proposed approach employs accelerometers to col…☆10Oct 30, 2023Updated 2 years ago
- DeviceIO是一个驱动框架，用于封装嵌入式HAL驱动，为上层应用提供服务。☆10Jun 1, 2024Updated 2 years ago
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆11Jun 11, 2026Updated 2 weeks ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆66Jun 1, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ARM and RISC-V☆14May 29, 2026Updated last month
- Physics-Informed Neural Networks for Cardiovascular Blood Flow Simulations☆24Apr 7, 2025Updated last year
- STM32H750采集ADI驱动数据☆17Aug 28, 2024Updated last year
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆62Mar 5, 2023Updated 3 years ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆14Mar 22, 2024Updated 2 years ago
- 本项目使用 Vivado 和 SDK 工程软件上完成系统设计和生成相关部署文件，并在 ARM＋FPGA 完成项目部署，实现通过摄取图片并通过 ARM＋FPGA 综合部署和加速识别算法，并通过显示驱动，在显示屏上显示摄像头原图和识别结果。☆10Aug 12, 2022Updated 3 years ago
- OTFS Modulation FPGA Implementation (Verilog Version)☆16Mar 25, 2025Updated last year
- Signal processing library for research on biosignals (heart signals: ECG, PPG, PCG, BCG, inter-beat intervals)☆14May 18, 2019Updated 7 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This is a port based on the BlackMagic Probe, adapted for the Chinese RISC-V chip HPM5301, with an achievable SWD rate of 80 MHz.☆14Jun 18, 2026Updated last week
- ☆11May 20, 2026Updated last month
- ☆26May 6, 2025Updated last year
- 基于高云FPGA与AD9363/AD9361射频收发器，构建了一套灵活可重构的软件无线电（SDR）系统，通信核心代码纯Verilog实现。软硬件全开源，高速基带处理部署于FPGA，交互业务部署于Python上位机，通过千兆以太网交互，实现了QPSK等多种实时通信与动态参数配…☆100Apr 1, 2026Updated 2 months ago
- Design of a Two-Stage Continuous Fall Detection System Using Multiframe Radar Range-Doppler Maps☆17Apr 24, 2024Updated 2 years ago
- 基于Zynq UltraScale+ MPSoC的AprilTag算法移植与加速☆13Nov 18, 2023Updated 2 years ago
- In this project, we will perform 12-lead ECG Multi-label Classification. Specifically, we will design a multi-model utilizing the charact…☆11Aug 26, 2024Updated last year
- 无刷电机驱动 程序+电路板 FOC for BLDC motor, code and PCB project☆16Jan 27, 2024Updated 2 years ago
- 量化交易学习平台是一个全栈应用程序，旨在为量化交易爱好者和学习者提供一个综合性的学习和实践环境。该平台结合了股票数据获取、策略开发、回测分析、学习资源和可视化仪表盘等功能，帮助用户系统性地学习和实践量化交易知识。☆16Mar 1, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- EasyDS是一款创新型AI教育系统，专为考研数据结构学习设计。系统采用费曼学习法，通过多智能体协同教学模式，实现深度交互式学习体验。不同于传统"问答式"AI辅导，EasyDS引导学生主动讲解题目，智能体根据学生表现动态调整教学策略，形成"讲解-反馈-修正-强化"的学习闭环…☆34May 23, 2025Updated last year
- XFS readonly driver for Windows☆15Jun 30, 2012Updated 13 years ago
- ☆19Sep 12, 2025Updated 9 months ago
- ☆13Apr 22, 2026Updated 2 months ago
- ☆17May 20, 2024Updated 2 years ago
- This repository is used to store RTL code for combining a single video source from multiple video sources.☆18Oct 28, 2024Updated last year
- Misc documentation and specifications☆14Feb 26, 2022Updated 4 years ago