Crzax / riscv_pipelineLinks
这是武汉大学WHU 计算机组成与设计 RISC-V CPU 流水线设计,包括Modelsim仿真测试,vivado下FPGA(NEXYS A7)测试。
☆25Updated last year
Alternatives and similar repositories for riscv_pipeline
Users that are interested in riscv_pipeline are comparing it to the libraries listed below
Sorting:
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆53Updated last year
- The system is a FPGA-based system that can recognize object in videos.☆10Updated 4 months ago
- TFT Clock by Gowin FPGA | 华中科技大学电信学院硬件课设基于国产高云FPGA的多功能TFT屏数字钟☆10Updated 2 years ago
- An AXI DDR3 SDRAM controller for FPGA☆39Updated last year
- GoWin FPGA implement nes/fc☆14Updated 2 years ago
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品:Cortex-M0智能飞机大战游戏机 开源项目☆20Updated last year
- FPGA Technology Exchange Group相关文件管理☆51Updated 2 weeks ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆71Updated last year
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆73Updated 6 months ago
- 无刷电机驱动 FOC for BLDC motor, code and pcb project☆12Updated last year
- 合肥工业大学《系统硬件综合设计》五级流水线 RISC-V CPU☆18Updated 2 years ago
- 2023年电赛B题国一方案☆24Updated 2 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆65Updated 2 years ago
- ☆84Updated 2 months ago
- 在FPGA端实现JPEG编码(开发中……☆13Updated 11 months ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- 使用verilog实现流水线 FFT☆13Updated last year
- 一款Cyclone Ⅳ(EP4CE6E22C8N)的FPGA板,板载JTAG下载电路、HDMI(output)、UART、SDRAM、TFT-LCD等☆15Updated 2 years ago
- 【例程】国产高云FPGA 开发板及其工程☆35Updated 11 months ago
- The project includes codes, specification, presentation and other information.☆26Updated 5 years ago
- An inserted spectrum analyzer based on Zynq-7000, which uses scheme for FPGA+ARM standalone.☆21Updated 2 years ago
- 基于FPGA的PCIe 板卡,支持 离散量输入输出、ARINC429协议☆16Updated 2 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆35Updated 3 years ago
- FPGA实现各种小游戏,学习并快乐着☆75Updated 3 years ago
- ☆21Updated 3 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆14Updated 4 years ago
- ☆32Updated last week
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Updated last year
- This repository is used to store RTL code for combining a single video source from multiple video sources.☆17Updated 10 months ago