这是武汉大学WHU 计算机组成与设计 RISC-V CPU 流水线设计，包括Modelsim仿真测试，vivado下FPGA(NEXYS A7)测试。
☆33May 21, 2024Updated 2 years ago
Alternatives and similar repositories for riscv_pipeline
Users that are interested in riscv_pipeline are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Mini RISC-V SOC☆13Nov 13, 2015Updated 10 years ago
- TV transmitter and receiver through RTL-SDR, for educational purposes☆11Oct 27, 2017Updated 8 years ago
- A minimalistic, cross platform app to make using your RTL-SDR easy.☆16Jan 19, 2025Updated last year
- 合肥工业大学《系统硬件综合设计》五级流水线 RISC-V CPU☆33Sep 24, 2023Updated 2 years ago
- Wearanize+ is a multimodal sleep dataset containing overnight sleep data from 130 young, healthy participants using PSG and three wearabl…☆23Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Construct a model, which contains channel-attention, CNN, LSTM, self-attention, to classify EEG data;☆11Feb 2, 2022Updated 4 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Automate the receiving and processing of radio transmissions from overhead satellites with a Raspberry Pi.☆17Dec 20, 2024Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- 多周期流水25条基础MIPS指令CPU实现。测试环境：vivado。编写语言：verilog。必选书籍：《自己动手写CPU》☆10Apr 16, 2023Updated 3 years ago
- GNU Radio module for Pulse Position Modulation (PPM) Radio Control (RC) receiver/transmitter☆19Sep 28, 2022Updated 3 years ago
- 📻 FM radio for rtl-sdr USB dongles in the VCVRack environment☆26Apr 6, 2020Updated 6 years ago
- L3 R3: AGM RISC-V +CPLD/FPGA MCU (AG32VH407/AG32VF407/AG32VF303)☆13Nov 3, 2024Updated last year
- Hackrf one Universal radio hacker☆16Feb 26, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.☆18Oct 29, 2024Updated last year
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Turning cheap(ish) Pluto-SDR receivers into passive radar sensors☆24May 28, 2024Updated 2 years ago
- DeviceIO是一个驱动框架，用于封装嵌入式HAL驱动，为上层应用提供服务。☆10Jun 1, 2024Updated 2 years ago
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆11Updated this week
- A small SoC with a pipeline 32-bit RISC-V CPU.☆67Jun 1, 2022Updated 4 years ago
- NeuroRVQ: Multi-Scale Biosignal Tokenization for Generative Foundation Models☆48Updated this week
- Physics-Informed Neural Networks for Cardiovascular Blood Flow Simulations☆22Apr 7, 2025Updated last year
- STM32H750采集ADI驱动数据☆17Aug 28, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 合肥工业大学2020年《系统硬件综合设计》（《计算机组成原理》课程设计，CPU）的代码与报告；使用Verilog实现全冒险处理机制的MIPS五段流水CPU，支持MIPS-C3的50条指令。☆69Sep 25, 2020Updated 5 years ago
- An FPGA design for simulating biological neurons☆18Jul 5, 2024Updated last year
- Scripts to recover (accidentally) deleted files from ext3 partitions☆14Aug 16, 2017Updated 8 years ago
- An Electron app to listen to FM radio using an RTL2832U based USB dongle. Linux and Windows, Intel and ARM☆29Sep 17, 2018Updated 7 years ago
- OTFS Modulation FPGA Implementation (Verilog Version)☆16Mar 25, 2025Updated last year
- Signal processing library for research on biosignals (heart signals: ECG, PPG, PCG, BCG, inter-beat intervals)☆14May 18, 2019Updated 7 years ago
- 在FPGA端实现JPEG编码（开发中……☆13Oct 17, 2024Updated last year
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- ☆26May 6, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 基于高云FPGA与AD9363/AD9361射频收发器，构建了一套灵活可重构的软件无线电（SDR）系统，通信核心代码纯Verilog实现。软硬件全开源，高速基带处理部署于FPGA，交互业务部署于Python上位机，通过千兆以太网交互，实现了QPSK等多种实时通信与动态参数配…☆92Apr 1, 2026Updated 2 months ago
- Design of a Two-Stage Continuous Fall Detection System Using Multiframe Radar Range-Doppler Maps☆17Apr 24, 2024Updated 2 years ago
- ☆12Sep 28, 2022Updated 3 years ago
- Project entry for the Secure and Private AI Challenge, hosted by Udacity and sponsored by Facebook (May - August, 2019)☆10Aug 20, 2019Updated 6 years ago
- In this project, we will perform 12-lead ECG Multi-label Classification. Specifically, we will design a multi-model utilizing the charact…☆11Aug 26, 2024Updated last year
- XFS readonly driver for Windows☆15Jun 30, 2012Updated 13 years ago
- ☆18Sep 12, 2025Updated 8 months ago