Crzax / riscv_pipelineLinks
这是武汉大学WHU 计算机组成与设计 RISC-V CPU 流水线设计,包括Modelsim仿真测试,vivado下FPGA(NEXYS A7)测试。
☆29Updated last year
Alternatives and similar repositories for riscv_pipeline
Users that are interested in riscv_pipeline are comparing it to the libraries listed below
Sorting:
- TFT Clock by Gowin FPGA | 华中科技大学电信学院硬件课设基于国产高云FPGA的多功能TFT屏数字钟☆10Updated 2 years ago
- 2023年电赛B题国一方案☆25Updated 2 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Updated last year
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品:Cortex-M0智能飞机大战游戏机 开源项目☆21Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆61Updated 2 years ago
- The system is a FPGA-based system that can recognize object in videos.☆16Updated 7 months ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆14Updated 4 years ago
- FPGA实现各种小游戏,学习并快乐着☆78Updated 3 years ago
- ☆22Updated 3 years ago
- An AXI DDR3 SDRAM controller for FPGA☆42Updated last year
- GoWin FPGA implement nes/fc☆14Updated 2 years ago
- 【例程】国产高云FPGA 开发板及其工程☆40Updated last year
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆83Updated 8 months ago
- 一款Cyclone Ⅳ(EP4CE6E22C8N)的FPGA板,板载JTAG下载电路、HDMI(output)、UART、SDRAM、TFT-LCD等☆15Updated 2 years ago
- 合肥工业大学《系统硬件综合设计》五级流水线 RISC-V CPU☆27Updated 2 years ago
- FPGA Technology Exchange Group相关文件管理☆54Updated last month
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆30Updated last year
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 4 years ago
- ☆87Updated this week
- 无刷电机驱动 程序+电路板 FOC for BLDC motor, code and pcb project☆12Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆81Updated last year
- Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. 使用1M采样率实现200M等效采样,将数据发送到STM32上 Altera FPGA EP4CE22E22C8, ADS828E☆14Updated 4 months ago
- 2024年全国大学生嵌入式芯片与系统设计竞赛 应用赛道 国家一等奖获奖作品 Ultra-Lamp☆20Updated 9 months ago
- 帧差法运动目标检测,基于ZYNQ7020☆79Updated 4 years ago
- This repository is used to store RTL code for combining a single video source from multiple video sources.☆17Updated last year
- 基于玄铁openc906,搭建最小化SoC系统☆17Updated 8 months ago
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆17Updated 11 months ago
- 基于Verilog实现的全数字锁相环☆41Updated 4 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆33Updated 4 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆62Updated 6 years ago