这是武汉大学WHU 计算机组成与设计 RISC-V CPU 流水线设计，包括Modelsim仿真测试，vivado下FPGA(NEXYS A7)测试。
☆32May 21, 2024Updated 2 years ago
Alternatives and similar repositories for riscv_pipeline
Users that are interested in riscv_pipeline are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 武汉大学计算机学院计算机组成原理课程设计☆25Nov 14, 2024Updated last year
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目☆23Jul 13, 2024Updated 2 years ago
- Mini RISC-V SOC☆13Nov 13, 2015Updated 10 years ago
- TV transmitter and receiver through RTL-SDR, for educational purposes☆12Oct 27, 2017Updated 8 years ago
- HackRF experimentation☆11Jun 3, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 《计算机组成原理》课程设计，基于 MIPS 的流水线 CPU 系统设计。☆11Aug 27, 2025Updated last year
- Raspberry Pi satellite SDR base station for weather & telemetry☆14Sep 19, 2020Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- 合肥工业大学《系统硬件综合设计》五级流水线 RISC-V CPU☆34Sep 24, 2023Updated 2 years ago
- Satellites data receiver based on GNU Radio☆16Aug 18, 2026Updated last week
- 基于龙芯 OpenMIPS 实现一个具有 89 条指令的五级流水 CPU，使用 Verilog 语言，使用哈佛结构，包括逻辑移位指令、乘除法指令、加载存储指令、转移指令、协处理器访问指令以及异常相关在内的共89条指令。能够处理数据相关，包含流水线暂停以及延迟槽☆20Mar 8, 2020Updated 6 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Automate the receiving and processing of radio transmissions from overhead satellites with a Raspberry Pi.☆17Dec 20, 2024Updated last year
- Stuff for the hackrf one and portapack☆16May 1, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.☆19Oct 29, 2024Updated last year
- A minimalistic, cross platform app to make using your RTL-SDR easy.☆16Jan 19, 2025Updated last year
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆24Jul 20, 2023Updated 3 years ago
- Hackrf one Universal radio hacker☆17Feb 26, 2020Updated 6 years ago
- L3 R3: AGM RISC-V +CPLD/FPGA MCU (AG32VH407/AG32VF407/AG32VF303)☆14Nov 3, 2024Updated last year
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆21Jun 3, 2023Updated 3 years ago
- Construct a model, which contains channel-attention, CNN, LSTM, self-attention, to classify EEG data;☆11Feb 2, 2022Updated 4 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago
- Turning cheap(ish) Pluto-SDR receivers into passive radar sensors☆25May 28, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆14Mar 22, 2024Updated 2 years ago
- ☆10Feb 16, 2025Updated last year
- DeviceIO是一个驱动框架，用于封装嵌入式HAL驱动，为上层应用提供服务。☆10Jun 1, 2024Updated 2 years ago
- ARM and RISC-V☆15Aug 21, 2026Updated last week
- 在FPGA端实现JPEG编码（开发中……☆13Oct 17, 2024Updated last year
- Scripts to recover (accidentally) deleted files from ext3 partitions☆13Aug 16, 2017Updated 9 years ago
- An Electron app to listen to FM radio using an RTL2832U based USB dongle. Linux and Windows, Intel and ARM☆30Sep 17, 2018Updated 7 years ago
- Official implementation for ICLR 2026 Oral: Overthinking Reduction with Decoupled Rewards and Curriculum Data Scheduling☆23Mar 31, 2026Updated 5 months ago
- ☆11Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 本项目使用 Vivado 和 SDK 工程软件上完成系统设计和生成相关部署文件，并在 ARM＋FPGA 完成项目部署，实现通过摄取图片并通过 ARM＋FPGA 综合部署和加速识别算法，并通过显示驱动，在显示屏上显示摄像头原图和识别结果。☆10Aug 12, 2022Updated 4 years ago
- This is a port based on the BlackMagic Probe, adapted for the Chinese RISC-V chip HPM5301, with an achievable SWD rate of 80 MHz.☆15Aug 15, 2026Updated 2 weeks ago
- Fault detection and diagnosis for dynamic system based on GAN and independent subspace reconstruction☆12Jul 21, 2026Updated last month
- bluemaps.moshir.dev - An Interactive Map of the Blue Hole from Dave the Diver☆26Apr 1, 2025Updated last year
- A Python package to automatically identify artifacts in sleep EEG signals and detect data usability for sleep autoscoring☆19Jul 7, 2026Updated last month
- A Multi-source Cross-speed Bearing Fault Diagnosis Method☆13Jan 7, 2025Updated last year
- 一款Cyclone Ⅳ(EP4CE6E22C8N)的FPGA板，板载JTAG下载电路、HDMI(output)、UART、SDRAM、TFT-LCD等☆18Jun 29, 2023Updated 3 years ago