SocKit 1-wire (onewire) master
☆19Aug 5, 2012Updated 14 years ago
Alternatives and similar repositories for sockit_owm
Users that are interested in sockit_owm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Jul 23, 2026Updated last month
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 8 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- Blinking Led Project☆10Aug 29, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- ☆15Jul 27, 2025Updated last year
- Fullsearch based Motion Estimation Processor written in Verilog-HDL☆11Feb 19, 2017Updated 9 years ago
- Python classes to create agnostic wave files for HDL simulator viewer☆13Aug 5, 2026Updated last month
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 7 years ago
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆17Aug 28, 2026Updated last week
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆23Feb 20, 2017Updated 9 years ago
- Easy 1 zip/script download at the linked Google Drive☆24May 12, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Dec 19, 2017Updated 8 years ago
- Master-thesis-final☆20Oct 9, 2023Updated 2 years ago
- a USB2 highspeed device core, written in amaranth HDL☆53Sep 17, 2024Updated last year
- Multi-Technology RAM with AHB3Lite interface☆27May 10, 2024Updated 2 years ago
- Acceleration for an s-curve shaped speed☆13Jun 19, 2024Updated 2 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- Homebrew tap for ceph-fuse on catalina with nautilus supported☆11Jul 6, 2020Updated 6 years ago
- Yet another free 8051 FPGA core☆38Sep 16, 2018Updated 7 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Legacy Source Code for Dragino Yun firmware with ver 1.3.x☆16Jan 16, 2015Updated 11 years ago
- Port knocking daemon with web interface☆14Jan 3, 2018Updated 8 years ago
- Public resources available for Xilinx MPSOC+ and SDSOC hardware☆18May 26, 2017Updated 9 years ago
- The BIRD routing daemon integration with UCI and LuCI☆11Jul 29, 2017Updated 9 years ago
- Gestion de piscine via arduino☆19May 6, 2017Updated 9 years ago
- Diablo build for BigEndian and SDL1.2 systems☆10Sep 15, 2020Updated 5 years ago
- Rust binding for the Rime Input Method Engine.☆16Jan 8, 2019Updated 7 years ago
- ☆14Oct 6, 2023Updated 2 years ago
- ☆18Jan 5, 2015Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- SEGA Genesis/Megadrive FPGA core☆13Nov 28, 2018Updated 7 years ago
- FPGA based motion controller for RepRap style 3D printers☆16May 6, 2013Updated 13 years ago
- Platform Level Interrupt Controller☆50May 10, 2024Updated 2 years ago
- a private project used for cloud computing competition☆10Apr 12, 2017Updated 9 years ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆29Jan 28, 2025Updated last year
- Verilog implementation of the SHA-512 hash function.☆47Jan 17, 2026Updated 7 months ago