SocKit 1-wire (onewire) master
☆19Aug 5, 2012Updated 13 years ago
Alternatives and similar repositories for sockit_owm
Users that are interested in sockit_owm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Updated this week
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 11 months ago
- Blinking Led Project☆10Aug 29, 2023Updated 2 years ago
- Fullsearch based Motion Estimation Processor written in Verilog-HDL☆11Feb 19, 2017Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Python classes to create agnostic wave files for HDL simulator viewer☆13Jul 1, 2026Updated 3 weeks ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆20May 8, 2025Updated last year
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- cocotb code library☆13Dec 28, 2020Updated 5 years ago
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆17Jul 6, 2026Updated 3 weeks ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆23Feb 20, 2017Updated 9 years ago
- Easy 1 zip/script download at the linked Google Drive☆23May 12, 2017Updated 9 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Dec 19, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Master-thesis-final☆20Oct 9, 2023Updated 2 years ago
- a USB2 highspeed device core, written in amaranth HDL☆53Sep 17, 2024Updated last year
- Multi-Technology RAM with AHB3Lite interface☆26May 10, 2024Updated 2 years ago
- Acceleration for an s-curve shaped speed☆12Jun 19, 2024Updated 2 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- Homebrew tap for ceph-fuse on catalina with nautilus supported☆11Jul 6, 2020Updated 6 years ago
- libtpms / swtpm software emulation of a Trusted Platform Module (TPM 1.2 and TPM 2.0) compile script☆13Sep 16, 2020Updated 5 years ago
- Yet another free 8051 FPGA core☆38Sep 16, 2018Updated 7 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A small bash utility to show lvmcache statistics☆12Dec 28, 2016Updated 9 years ago
- Public resources available for Xilinx MPSOC+ and SDSOC hardware☆18May 26, 2017Updated 9 years ago
- Gestion de piscine via arduino☆19May 6, 2017Updated 9 years ago
- ☆18Jan 5, 2015Updated 11 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- SEGA Genesis/Megadrive FPGA core☆13Nov 28, 2018Updated 7 years ago
- FPGA based motion controller for RepRap style 3D printers☆16May 6, 2013Updated 13 years ago
- Platform Level Interrupt Controller☆49May 10, 2024Updated 2 years ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆29Jan 28, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The `hp2xx' program is a versatile tool to convert vector-oriented graphics data given in Hewlett-Packard's HP-GL plotter language into a…☆18Feb 1, 2020Updated 6 years ago
- A python client for the Beckhoff Twincat AMS/ADS protocoll☆20Mar 4, 2015Updated 11 years ago
- Arduino TFTLCD library for ST7781☆14May 1, 2015Updated 11 years ago
- ☆26May 31, 2021Updated 5 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆38Nov 29, 2024Updated last year
- Resources for my first book☆23Jun 21, 2023Updated 3 years ago
- 96Boards camera support from Deltavison :☆42Apr 28, 2018Updated 8 years ago