SocKit 1-wire (onewire) master
☆19Aug 5, 2012Updated 13 years ago
Alternatives and similar repositories for sockit_owm
Users that are interested in sockit_owm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated last year
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 8 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 26, 2026Updated last week
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 9 months ago
- Blinking Led Project☆10Aug 29, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆15Apr 14, 2026Updated 3 weeks ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- ☆13Jul 27, 2025Updated 9 months ago
- Python classes to create agnostic wave files for HDL simulator viewer☆13Updated this week
- Experiments with Marsohod3GW board with Gowin FPGA chip☆18May 8, 2025Updated 11 months ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Dec 19, 2017Updated 8 years ago
- a USB2 highspeed device core, written in amaranth HDL☆53Sep 17, 2024Updated last year
- Gestion de piscine via arduino☆19May 6, 2017Updated 9 years ago
- Easy 1 zip/script download at the linked Google Drive☆22May 12, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Acceleration for an s-curve shaped speed☆12Jun 19, 2024Updated last year
- Master-thesis-final☆19Oct 9, 2023Updated 2 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Apr 29, 2026Updated last week
- Multi-Technology RAM with AHB3Lite interface☆24May 10, 2024Updated last year
- cocotb code library☆13Dec 28, 2020Updated 5 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- Yet another free 8051 FPGA core☆37Sep 16, 2018Updated 7 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆30Dec 5, 2024Updated last year
- Gate array reverse engineering☆29Dec 28, 2025Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Public resources available for Xilinx MPSOC+ and SDSOC hardware☆18May 26, 2017Updated 8 years ago
- ☆14Oct 6, 2023Updated 2 years ago
- A small bash utility to show lvmcache statistics☆12Dec 28, 2016Updated 9 years ago
- Port knocking daemon with web interface☆14Jan 3, 2018Updated 8 years ago
- Legacy Source Code for Dragino Yun firmware with ver 1.3.x☆16Jan 16, 2015Updated 11 years ago
- The BIRD routing daemon integration with UCI and LuCI☆11Jul 29, 2017Updated 8 years ago
- Diablo build for BigEndian and SDL1.2 systems☆10Sep 15, 2020Updated 5 years ago
- FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz☆19Nov 15, 2021Updated 4 years ago
- Rust binding for the Rime Input Method Engine.☆16Jan 8, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Jan 25, 2016Updated 10 years ago
- The `hp2xx' program is a versatile tool to convert vector-oriented graphics data given in Hewlett-Packard's HP-GL plotter language into a…☆18Feb 1, 2020Updated 6 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆33Oct 15, 2024Updated last year
- SEGA Genesis/Megadrive FPGA core☆13Nov 28, 2018Updated 7 years ago
- A python client for the Beckhoff Twincat AMS/ADS protocoll☆20Mar 4, 2015Updated 11 years ago
- 96Boards camera support from Deltavison :☆42Apr 28, 2018Updated 8 years ago