SocKit 1-wire (onewire) master
☆19Aug 5, 2012Updated 13 years ago
Alternatives and similar repositories for sockit_owm
Users that are interested in sockit_owm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 8 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 26, 2026Updated last month
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 10 months ago
- Blinking Led Project☆10Aug 29, 2023Updated 2 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆16Updated this week
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- ☆13Jul 27, 2025Updated 10 months ago
- Python classes to create agnostic wave files for HDL simulator viewer☆13May 19, 2026Updated 3 weeks ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆19May 8, 2025Updated last year
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Dec 19, 2017Updated 8 years ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆23Feb 20, 2017Updated 9 years ago
- Easy 1 zip/script download at the linked Google Drive☆22May 12, 2017Updated 9 years ago
- Acceleration for an s-curve shaped speed☆12Jun 19, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Master-thesis-final☆19Oct 9, 2023Updated 2 years ago
- Multi-Technology RAM with AHB3Lite interface☆25May 10, 2024Updated 2 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- Yet another free 8051 FPGA core☆38Sep 16, 2018Updated 7 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆30Dec 5, 2024Updated last year
- Gate array reverse engineering☆31Dec 28, 2025Updated 5 months ago
- ☆14Oct 6, 2023Updated 2 years ago
- Public resources available for Xilinx MPSOC+ and SDSOC hardware☆18May 26, 2017Updated 9 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆16May 6, 2026Updated last month
- Legacy Source Code for Dragino Yun firmware with ver 1.3.x☆16Jan 16, 2015Updated 11 years ago
- The BIRD routing daemon integration with UCI and LuCI☆11Jul 29, 2017Updated 8 years ago
- Diablo build for BigEndian and SDL1.2 systems☆10Sep 15, 2020Updated 5 years ago
- FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz☆19Nov 15, 2021Updated 4 years ago
- Rust binding for the Rime Input Method Engine.☆16Jan 8, 2019Updated 7 years ago
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Jan 25, 2016Updated 10 years ago
- The `hp2xx' program is a versatile tool to convert vector-oriented graphics data given in Hewlett-Packard's HP-GL plotter language into a…☆18Feb 1, 2020Updated 6 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆33Oct 15, 2024Updated last year
- A python client for the Beckhoff Twincat AMS/ADS protocoll☆20Mar 4, 2015Updated 11 years ago
- SEGA Genesis/Megadrive FPGA core☆13Nov 28, 2018Updated 7 years ago
- MiniMig for TurboChameleon64☆19Nov 16, 2019Updated 6 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆30Feb 2, 2026Updated 4 months ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆27Jan 28, 2025Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆39Apr 13, 2026Updated 2 months ago