DC-SCM LTPI Reference Implementation
☆27Jan 13, 2026Updated 9 months ago
Alternatives and similar repositories for HWMgmt-Module-DCSCM-LTPI
Users that are interested in HWMgmt-Module-DCSCM-LTPI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Sep 29, 2025Updated last year
- This is a SpyDrNet Plugin for a physical design related transformations☆16Oct 18, 2026Updated last week
- SymbiFlow Website Source☆12Apr 7, 2022Updated 4 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 3 years ago
- ☆31Aug 10, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- things about Verilog hardware description language☆18Sep 18, 2018Updated 8 years ago
- Maker targeted Fipsy FPGA☆22Jan 30, 2025Updated last year
- LPC (Low Pin Count) interface peripheral module in pure Verilog☆16Jan 15, 2024Updated 2 years ago
- USB capture IP☆27Jun 6, 2020Updated 6 years ago
- Open deep learning compiler stack for cpu, gpu and specialized accelerators☆17Sep 26, 2019Updated 7 years ago
- RTL modbus rtu slave for FPGA☆14Apr 29, 2022Updated 4 years ago
- UVM/systemverilog/verilog/python VIM IDE☆17Aug 21, 2013Updated 13 years ago
- Driving an LED Matrix with a TinyFPGA☆17Nov 2, 2025Updated 11 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆38Oct 4, 2026Updated 3 weeks ago
- FPGA纯逻辑实现modbus通信☆27Sep 5, 2022Updated 4 years ago
- PWM☆10Jul 17, 2014Updated 12 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆35Aug 31, 2020Updated 6 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- FIFO implementation with different clock domains for read and write.☆17Aug 17, 2021Updated 5 years ago
- Airtl for VS Code: Vivado project hierarchy and block design viewer☆13Oct 17, 2026Updated last week
- ☆14Jun 21, 2026Updated 4 months ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆93Mar 9, 2026Updated 7 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- 这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西☆36Nov 11, 2017Updated 8 years ago
- RISC-V Architecture☆22Jan 2, 2023Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆35May 17, 2020Updated 6 years ago
- Documentation for F4PGA☆29Oct 3, 2023Updated 3 years ago
- nextpnr portable FPGA place and route tool☆21Aug 21, 2024Updated 2 years ago
- FlexNote App☆23Aug 5, 2026Updated 2 months ago
- ☆13May 4, 2026Updated 5 months ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆137May 8, 2020Updated 6 years ago
- A linux'ish build system for System on Chip designs, based on GHDL☆14Dec 14, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- PID controller on an FPGA with custom RS232 addressing protocol.☆27Sep 7, 2021Updated 5 years ago
- A collection of SPI related cores☆23Nov 12, 2024Updated last year
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆42Apr 3, 2023Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆89Dec 7, 2020Updated 5 years ago
- PID controller☆25Jul 17, 2014Updated 12 years ago
- Must-have verilog systemverilog modules☆40May 1, 2022Updated 4 years ago
- ☆59Oct 11, 2026Updated 2 weeks ago