DC-SCM LTPI Reference Implementation
☆17Jan 13, 2026Updated 2 months ago
Alternatives and similar repositories for HWMgmt-Module-DCSCM-LTPI
Users that are interested in HWMgmt-Module-DCSCM-LTPI are comparing it to the libraries listed below
Sorting:
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 9 months ago
- A distributed execution framework built upon lunatic.☆16Jan 19, 2024Updated 2 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated last week
- ☆15Sep 29, 2025Updated 5 months ago
- Nix build hook that forwards builds to job schedulers.☆32Mar 13, 2026Updated last week
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- FlexNote App☆16Mar 30, 2025Updated 11 months ago
- Maker targeted Fipsy FPGA☆20Jan 30, 2025Updated last year
- things about Verilog hardware description language☆17Sep 18, 2018Updated 7 years ago
- STEP FPGA Development Board - Intel MAX10 FPGA☆19Jun 26, 2019Updated 6 years ago
- Driving an LED Matrix with a TinyFPGA☆17Nov 2, 2025Updated 4 months ago
- ☆13Mar 11, 2026Updated last week
- Internal Services Cluster☆20Mar 13, 2026Updated last week
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 7 months ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- ZJU_digital_logic_design 数字逻辑设计☆13Aug 9, 2023Updated 2 years ago
- ☆11Sep 26, 2023Updated 2 years ago
- Documentation for F4PGA☆28Oct 3, 2023Updated 2 years ago
- RISC-V Architecture☆22Jan 2, 2023Updated 3 years ago
- nextpnr portable FPGA place and route tool☆21Aug 21, 2024Updated last year
- Popular with WEP/Used in DC Darknet badge -- simple implementations that will ultimately be used in attacking the badge.☆14Sep 22, 2015Updated 10 years ago
- Use the Nix package manager as a library☆53Mar 2, 2026Updated 2 weeks ago
- C++ Morotola S-Record parser/composer/modification class template☆16Jan 14, 2025Updated last year
- A linux'ish build system for System on Chip designs, based on GHDL☆12Dec 14, 2024Updated last year
- Fetch derivations from your friends.☆23Dec 14, 2025Updated 3 months ago
- ☆13Updated this week
- A very simple C++ Pusher Websocket client☆10Jul 18, 2018Updated 7 years ago
- A way to handle states with structs in Dioxus☆27Apr 12, 2025Updated 11 months ago
- A general-purpose Leaflet map component for Dioxus applications☆41Dec 24, 2025Updated 2 months ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- ☆17Feb 11, 2026Updated last month
- Parts of Nix ported to Rust☆35Jan 3, 2026Updated 2 months ago
- Must-have verilog systemverilog modules☆37May 1, 2022Updated 3 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- Generic C driver for the HTU2xD(F) sensor☆12Jun 4, 2018Updated 7 years ago
- ☆28Oct 22, 2025Updated 4 months ago
- ☆16Jan 16, 2026Updated 2 months ago
- A bibliography for protocol design☆50Apr 17, 2025Updated 11 months ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆51Nov 23, 2013Updated 12 years ago