this folder contains different algorithms implemented on FPGA
☆13Dec 30, 2023Updated 2 years ago
Alternatives and similar repositories for algorithms
Users that are interested in algorithms are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆17Jun 30, 2026Updated 3 months ago
- ☆12Apr 3, 2017Updated 9 years ago
- TinyQV - Crowdsourced Risc-V SoC☆40Aug 12, 2026Updated 2 months ago
- Panduza Python Client☆11Dec 18, 2024Updated last year
- ☆17Oct 19, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An attendance calculator web extension that integrates with the PESU Academy webpage☆10Sep 29, 2024Updated 2 years ago
- CPUs☆17Dec 21, 2020Updated 5 years ago
- This repository is a subset of UVVM with Utility library and BFMs, and is intended as a UVVM starting platform for thos who only need the…☆24Nov 28, 2025Updated 10 months ago
- Building Linux System Software with Xilinx Vitis 2022.1 and Buildroot for Zynq 7000 / ZynqMP platforms.☆23Mar 26, 2024Updated 2 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆28Jan 24, 2026Updated 8 months ago
- S3Zilla... an S3 File Transfer Client with a GUI developed using Tkinter☆12Feb 7, 2026Updated 8 months ago
- ☆15Jan 29, 2023Updated 3 years ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Sep 9, 2026Updated last month
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆16Nov 4, 2020Updated 5 years ago
- ☆26Apr 25, 2024Updated 2 years ago
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated 2 years ago
- A little project to provide the fpga design for a PCIe inteface running on the LiteFury development board.☆15Apr 12, 2026Updated 6 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Python examples used when teaching programming to a grade 8 class.☆12Dec 2, 2018Updated 7 years ago
- WeeChat scripts that I've written or been involved with.☆14Mar 2, 2024Updated 2 years ago
- Orio is an open-source extensible framework for the definition of domain-specific languages and generation of optimized code for multiple…☆37Dec 13, 2025Updated 10 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- A tiniest ASIC GPU that can render only two texture mapped triangles☆31Jan 2, 2026Updated 9 months ago
- Source repository for BECE Vault — the free, semester-wise notes library for Bachelor in Computer Engineering at Pokhara University. Brow…☆22Oct 11, 2026Updated last week
- Quartus Lite (Cyclone V environment) Dockerized☆10Apr 8, 2026Updated 6 months ago
- Tutorial for BeeInvaders game on the Basys3 FPGA board☆13Jul 17, 2023Updated 3 years ago
- FPGA GPU design for DE1-SoC☆72Dec 27, 2021Updated 4 years ago
- Baremetal Backtracing on RISC-V☆16Jun 22, 2021Updated 5 years ago
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Jan 25, 2016Updated 10 years ago
- ☆12May 21, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 8 years ago
- Content for the FPGA Primer Course offered by the OSFPGA Foundation, Redwood EDA, and VLSI System Design.☆42Jul 3, 2023Updated 3 years ago
- Gate array reverse engineering☆31Dec 28, 2025Updated 9 months ago
- Automatically exported from code.google.com/p/stm32-dmx512☆13Jun 22, 2015Updated 11 years ago
- Master-thesis-final☆20Oct 9, 2023Updated 3 years ago
- Documentación Proyecto De Grado☆20Apr 15, 2013Updated 13 years ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago