Digilent / Pmod-I2S2Links
☆47Updated 2 years ago
Alternatives and similar repositories for Pmod-I2S2
Users that are interested in Pmod-I2S2 are comparing it to the libraries listed below
Sorting:
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago
- ☆137Updated last year
- A collection of demonstration digital filters☆161Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- VHDL Library for implementing common DSP functionality.☆30Updated 7 years ago
- I2C Master Verilog module☆34Updated 6 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- A series of CORDIC related projects☆120Updated last year
- ☆15Updated last week
- A set of Wishbone Controlled SPI Flash Controllers☆92Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Updated last year
- Wishbone interconnect utilities☆43Updated 10 months ago
- A collection of phase locked loop (PLL) related projects☆114Updated last year
- An Open Source configuration of the Arty platform☆131Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆125Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Audio controller (I2S, SPDIF, DAC)☆91Updated 6 years ago
- Nitro USB FPGA core☆85Updated last year
- Wishbone controlled I2C controllers☆55Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Updated 7 years ago
- Tools for FPGA development.☆48Updated 4 months ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- An open-source HDL register code generator fast enough to run in real time.☆77Updated last week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆38Updated 9 months ago
- Spen's Official OpenOCD Mirror☆51Updated 9 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated this week
- A wishbone controlled scope for FPGA's☆85Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆186Updated last year
- VHDL Modules☆24Updated 10 years ago