☆49Oct 19, 2023Updated 2 years ago
Alternatives and similar repositories for Pmod-I2S2
Users that are interested in Pmod-I2S2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 9 months ago
- Projects published on controlpaths.com and hackster.io☆42Jul 18, 2022Updated 3 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago
- ☆12Oct 7, 2018Updated 7 years ago
- VHDL I2S transmitter☆16Oct 29, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Aug 18, 2020Updated 5 years ago
- Gigatron TTL Computer for MiSTer FPGA☆13Apr 20, 2022Updated 4 years ago
- ☆16Jan 4, 2020Updated 6 years ago
- ☆18Jul 28, 2022Updated 3 years ago
- ☆13Sep 22, 2021Updated 4 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago
- ☆17Jul 23, 2020Updated 5 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog hardware abstraction library☆50Apr 23, 2026Updated last week
- ☆23Jul 17, 2020Updated 5 years ago
- MicroDexed for ESP32 demo app.☆12Aug 30, 2024Updated last year
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- Design and implementation of a reconfigurable FIR filter in FPGA☆15Sep 26, 2022Updated 3 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 2 months ago
- RetroCade Synth - C64 SID, YM2149, and POKEY audio chips with MIDI interface.☆39Jan 5, 2017Updated 9 years ago
- Web user interface for controlling a CATS Radio (https://cats.radio) node☆10Nov 30, 2024Updated last year
- ☆22Feb 22, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- CTRLR editor for the XFM2 FPGA synth by Rene Ceballos☆17Mar 10, 2021Updated 5 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆53Apr 22, 2026Updated last week
- An FPGA implementation of a digital storage oscilloscope.☆28Apr 20, 2017Updated 9 years ago
- Example files for the book FPGA SIMULATION☆23Apr 6, 2017Updated 9 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 5 years ago
- Modular, opensource, high performance G-code interpreter and CNC controller written in Object-Oriented C++☆12Jun 2, 2021Updated 4 years ago
- DWAVE is a small General MIDI module for the wavetable connector of your old sound card, based on the SAM2695 chip☆20Nov 9, 2021Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Real-time Audio Processing through FIR filters on Basys-3 FPGA and Pmod I2S2☆16Feb 1, 2023Updated 3 years ago
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated last year
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆47Dec 4, 2024Updated last year
- audio DSP applications using zynq/zed boards☆22Jul 24, 2020Updated 5 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆63Jan 12, 2021Updated 5 years ago
- Deploying Haskell to Lattice iCE40 using fully open source toolchain☆14May 22, 2016Updated 9 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated last year