☆49Oct 19, 2023Updated 2 years ago
Alternatives and similar repositories for Pmod-I2S2
Users that are interested in Pmod-I2S2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Jul 16, 2020Updated 6 years ago
- ☆20Jul 21, 2020Updated 6 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- Projects published on controlpaths.com and hackster.io☆42Jul 18, 2022Updated 4 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 8 years ago
- ☆12Oct 7, 2018Updated 7 years ago
- VHDL I2S transmitter☆16Oct 29, 2018Updated 7 years ago
- Gigatron TTL Computer for MiSTer FPGA☆13Apr 20, 2022Updated 4 years ago
- ☆14Sep 22, 2021Updated 5 years ago
- ☆20Jan 4, 2020Updated 6 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- ☆24Jul 17, 2020Updated 6 years ago
- MicroDexed for ESP32 demo app.☆13Aug 30, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Design and implementation of a reconfigurable FIR filter in FPGA☆17Sep 26, 2022Updated 4 years ago
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 6 months ago
- An FPGA implementation of a digital storage oscilloscope.☆28Apr 20, 2017Updated 9 years ago
- Web user interface for controlling a CATS Radio (https://cats.radio) node☆10Nov 30, 2024Updated last year
- CTRLR editor for the XFM2 FPGA synth by Rene Ceballos☆17Mar 10, 2021Updated 5 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 7 months ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- ☆23Feb 22, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆63Updated this week
- A System Verilog/FPGA implementation of the Gigatron project.☆19Oct 29, 2018Updated 7 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- Example files for the book FPGA SIMULATION☆23Apr 6, 2017Updated 9 years ago
- Modular, opensource, high performance G-code interpreter and CNC controller written in Object-Oriented C++☆12Jun 2, 2021Updated 5 years ago
- USB capture IP☆27Jun 6, 2020Updated 6 years ago
- Creating virtual serial ports using socat☆14Aug 25, 2011Updated 15 years ago
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated 2 years ago
- Deploying Haskell to Lattice iCE40 using fully open source toolchain☆14May 22, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆68Jan 12, 2021Updated 5 years ago
- Miscellaneous things and projects for my ZYBO and ZYNQ devices.☆11Aug 30, 2023Updated 3 years ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated 2 years ago
- Minimal set of files required to build the WSPR decoder by Joe Taylor, K1JT and Steve Franke, K9AN.☆14Jul 24, 2025Updated last year
- Misc projects for ARM family☆22Jan 24, 2021Updated 5 years ago
- A fast, practical SystemVerilog LSP for RTL coding.☆50Updated this week
- ☆14Jun 21, 2026Updated 3 months ago