Some assorted examples of nmigen designs
☆19Nov 5, 2023Updated 2 years ago
Alternatives and similar repositories for amaranth-examples
Users that are interested in amaranth-examples are comparing it to the libraries listed below
Sorting:
- Awesome projects using the Amaranth HDL☆19Feb 6, 2025Updated last year
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Feb 11, 2026Updated 3 weeks ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆102Sep 17, 2024Updated last year
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆16Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Feb 23, 2025Updated last year
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- An embeddable FPGA SoM designed for high-speed audio and USB applications.☆26Mar 15, 2025Updated 11 months ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- NeTV2 SoC based on LiteX☆17Jul 17, 2018Updated 7 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- Artix7 SOM☆18Sep 9, 2024Updated last year
- Master-thesis-final☆19Oct 9, 2023Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Jul 2, 2023Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆20Jul 22, 2024Updated last year
- ☆21Aug 3, 2024Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Jul 20, 2024Updated last year
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- CRUVI Standard Specifications☆21May 6, 2024Updated last year
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 9 months ago
- Eye candy from an iCEBreaker FPGA and a 64×64 LED panel☆41Jun 13, 2019Updated 6 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- Utilities for working with a Wishbone bus in an embedded device☆47Aug 29, 2025Updated 6 months ago
- 2-layer and 4-layer FPGA development board with ZYNQ 7010/7020 400-pin BGA.☆20Jan 6, 2026Updated last month
- ☆20Jun 18, 2022Updated 3 years ago
- Programmable multichannel ADPCM decoder for FPGA☆25Dec 28, 2020Updated 5 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- Abstractions for asynchronous programming on the STM32F1xx family of microcontrollers.☆24Oct 23, 2021Updated 4 years ago
- Toy nmigen RISC V rv32i implementation☆23Oct 24, 2023Updated 2 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- Peripheral access API for Allwinner SoCs generated from unofficial SVD file☆25Dec 24, 2025Updated 2 months ago
- Couple of scripts which checks length matching of your KiCad design.☆26Nov 27, 2016Updated 9 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- A powerful, hackable FPGA-based audio multitool for Eurorack.☆131Updated this week
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆30Sep 3, 2016Updated 9 years ago