Some assorted examples of nmigen designs
☆19Nov 5, 2023Updated 2 years ago
Alternatives and similar repositories for amaranth-examples
Users that are interested in amaranth-examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Awesome projects using the Amaranth HDL☆20Feb 6, 2025Updated last year
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Updated this week
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆104Sep 17, 2024Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆37Feb 23, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Master-thesis-final☆19Oct 9, 2023Updated 2 years ago
- Eye candy from an iCEBreaker FPGA and a 64×64 LED panel☆41Jun 13, 2019Updated 6 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆17Apr 27, 2026Updated last week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆113Jul 20, 2024Updated last year
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- An embeddable FPGA SoM designed for high-speed audio and USB applications.☆27Mar 9, 2026Updated last month
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 9 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 2 years ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆17Apr 7, 2026Updated 3 weeks ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated 10 months ago
- ☆23Aug 3, 2024Updated last year
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆21Jul 22, 2024Updated last year
- NeTV2 SoC based on LiteX☆17Jul 17, 2018Updated 7 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Artix7 SOM☆19Sep 9, 2024Updated last year
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- Abstractions for asynchronous programming on the STM32F1xx family of microcontrollers.☆24Oct 23, 2021Updated 4 years ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆18Dec 27, 2021Updated 4 years ago
- CRUVI Standard Specifications☆21May 6, 2024Updated last year
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 2 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 11 months ago
- Utilities for working with a Wishbone bus in an embedded device☆47Aug 29, 2025Updated 8 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- naïve blockchain in Rust☆10Nov 13, 2020Updated 5 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆128Jul 17, 2021Updated 4 years ago
- 2-layer and 4-layer FPGA development board with ZYNQ 7010/7020 400-pin BGA.☆26Mar 30, 2026Updated last month
- An example of a common Wi-Fi set up scenario on ESP32 using Rust☆17Mar 29, 2024Updated 2 years ago
- Some Rubber Ducky Scripts☆12Jul 26, 2015Updated 10 years ago