这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统
☆103Sep 25, 2017Updated 9 years ago
Alternatives and similar repositories for fpga_design
Users that are interested in fpga_design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OV5640摄像头驱动及TFT屏幕显示☆19Mar 13, 2019Updated 7 years ago
- fpga读取摄像头数据上传到上位机,720P@60Hz☆21Mar 15, 2021Updated 5 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆37Nov 11, 2017Updated 8 years ago
- 基于ov5640摄像头的实时显示☆16Jul 29, 2022Updated 4 years ago
- 视频旋转(2019FPGA大赛)☆42May 5, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image☆77Mar 8, 2014Updated 12 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆19Mar 4, 2019Updated 7 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆375May 2, 2023Updated 3 years ago
- 新一代北斗卫星导航监测接收机的FPGA实现☆32May 17, 2016Updated 10 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆13Mar 12, 2021Updated 5 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆71Dec 11, 2023Updated 2 years ago
- ISP☆14Nov 25, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 基于FPGA和ov5640的实时图像采集及灰度转换系统☆27Mar 5, 2024Updated 2 years ago
- This open-source repository aims to stitch several separate video streams into a single video using DDR3/4 storage via the AXI interface.…☆22Oct 28, 2024Updated 2 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆217Aug 23, 2023Updated 3 years ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- Uart transport + image processing + VGA display 基于FPGA的图像处理,包括Uart和VGA☆22Mar 10, 2020Updated 6 years ago
- 基于USB2.0 的数据采集卡☆21Feb 20, 2019Updated 7 years ago
- ☆22Oct 29, 2025Updated last year
- ☆28Sep 18, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An open source library for image processing on FPGA.☆644Jun 16, 2015Updated 11 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆338Aug 16, 2018Updated 8 years ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆153Jan 26, 2024Updated 2 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- HDMI + GPU-pipeline + FFT☆15Mar 4, 2016Updated 10 years ago
- Devotes to open source FPGA☆28May 9, 2020Updated 6 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆170Dec 8, 2019Updated 6 years ago
- MATLAB Vision HDL☆16Jan 17, 2020Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆58May 10, 2021Updated 5 years ago
- AES加密解密算法的Verilog实现☆71Jan 17, 2016Updated 10 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago