AugustinJose1221 / FPGA-BuildLinks
A novel architectural design for stitching video streams in real-time on an FPGA.
☆126Updated 3 years ago
Alternatives and similar repositories for FPGA-Build
Users that are interested in FPGA-Build are comparing it to the libraries listed below
Sorting:
- image processing based FPGA☆113Updated 4 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆27Updated 4 years ago
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆101Updated 2 years ago
- FPGA☆127Updated 5 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 7 years ago
- FPGA实现简单的图像处理算法☆51Updated 2 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆73Updated 4 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- FPGA图像处理仿真平台☆27Updated 3 years ago
- Constrast limited adaptive histogram equlization based on Verilog☆34Updated 2 years ago
- fpga跑sobel识别算法☆38Updated 4 years ago
- 基于verilog实现了ISP图像处理IP☆287Updated 2 years ago
- ISP☆12Updated last year
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆35Updated 7 years ago
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆35Updated 3 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆345Updated 2 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆52Updated last year
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆37Updated 2 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆43Updated last year
- Bilinear interpolation realizes image scaling based on FPGA☆27Updated 5 years ago
- 一个开源的FPGA神经网络加速器。☆175Updated 2 years ago
- ☆140Updated 10 years ago
- FPGA project☆229Updated 3 years ago
- Vivado诸多IP,包括图像处理等☆228Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创 新创业大赛☆142Updated 5 years ago
- 基于FPGA进行车牌识别☆78Updated last year
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆28Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆238Updated 6 years ago