FMCHUB / Lib_AltiumLinks
Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard
☆45Updated 4 years ago
Alternatives and similar repositories for Lib_Altium
Users that are interested in Lib_Altium are comparing it to the libraries listed below
Sorting:
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆72Updated 8 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Small footprint and configurable JESD204B core☆50Updated 3 weeks ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- A lightweight Controller Area Network (CAN) controller in VHDL☆30Updated last year
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 3 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆127Updated 4 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆60Updated 2 years ago
- SPI ELF bootloader for Xilinx Microblaze processors☆27Updated 8 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- UART to AXI Stream interface written in VHDL☆18Updated 3 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆124Updated 3 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆73Updated 5 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Updated 5 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆47Updated 4 years ago
- DPLL for phase-locking to 1PPS signal☆34Updated 9 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Updated 8 years ago
- Xilinx Virtual Cable Daemon☆124Updated 11 months ago
- FTDI-based JTAG Programmer Circuit for FPGAs☆52Updated 8 months ago
- SDK for FPGA / Linux Instruments☆108Updated last week
- Migrated to Codeberg☆95Updated 8 years ago
- Basic USB-CDC device core (Verilog)☆85Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆115Updated last week
- A wishbone controlled scope for FPGA's☆87Updated 2 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆78Updated 3 years ago
- ☆89Updated 8 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆68Updated 11 years ago
- QSPI flash support for Xilinx's Zynq devices☆25Updated 5 years ago
- Simple UART controller for FPGA written in VHDL☆105Updated 4 years ago