FMCHUB / Lib_AltiumLinks
Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard
☆45Updated 4 years ago
Alternatives and similar repositories for Lib_Altium
Users that are interested in Lib_Altium are comparing it to the libraries listed below
Sorting:
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆71Updated 8 years ago
- A lightweight Controller Area Network (CAN) controller in VHDL☆30Updated last year
- DPLL for phase-locking to 1PPS signal☆34Updated 9 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Updated 5 years ago
- Small footprint and configurable JESD204B core☆50Updated 2 months ago
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- JESD204b modules in VHDL☆30Updated 6 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆39Updated 10 months ago
- Basic USB-CDC device core (Verilog)☆82Updated 4 years ago
- VHDL PCIe Transceiver☆32Updated 5 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆126Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆100Updated this week
- tinyVision.ai Vision & Sensor FPGA System on Module☆45Updated 4 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆72Updated 5 years ago
- Xilinx Virtual Cable Daemon☆125Updated 9 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Updated 8 years ago
- A wishbone controlled scope for FPGA's☆85Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆77Updated 3 years ago
- UART to AXI Stream interface written in VHDL☆17Updated 3 years ago
- ☆113Updated 9 months ago
- Zynq-Feather brings the power of a Xilinx Zynq SoC (ARM + FPGA) into the compact Adafruit Feather form factor — enabling modular, high-pe…☆49Updated 4 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆66Updated 10 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆123Updated 3 years ago