ShepardSiegel / ocpiLinks
Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!
☆25Updated 9 years ago
Alternatives and similar repositories for ocpi
Users that are interested in ocpi are comparing it to the libraries listed below
Sorting:
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Updated last year
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 13 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Updated 12 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Updated 8 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Updated 7 months ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Fluid Pipelines☆11Updated 7 years ago
- Advanced Debug Interface☆14Updated 10 months ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- a playground for xilinx zynq fpga experiments☆49Updated 7 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- ☆18Updated 5 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆52Updated this week
- Docker Development Environment for SpinalHDL☆20Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 3 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆30Updated 7 years ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- Repository containing the DSP gateware cores☆14Updated 3 weeks ago
- IP-core package generator for AXI4/Avalon☆22Updated 7 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- ☆12Updated 4 years ago
- Atom Hardware IDE☆13Updated 4 years ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- NASTI slave compliant DDRx memory controller.☆11Updated 9 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Wishbone SATA Controller☆23Updated 2 months ago
- A padring generator for ASICs☆25Updated 2 years ago