rene-dev / fpga-midi-synthLinks
MIDI synthesizer written in VHDL
☆12Updated 13 years ago
Alternatives and similar repositories for fpga-midi-synth
Users that are interested in fpga-midi-synth are comparing it to the libraries listed below
Sorting:
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 6 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Portable HyperRAM controller☆58Updated 8 months ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 7 years ago
- PS2 interface☆19Updated 7 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆31Updated 8 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 2 months ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- Programmable multichannel ADPCM decoder for FPGA☆24Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆28Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 6 months ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Mirror of git://git.zerfleddert.de/usb-driver☆20Updated 12 years ago
- ☆10Updated 8 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆24Updated this week