rene-dev / fpga-midi-synthLinks
MIDI synthesizer written in VHDL
☆12Updated 13 years ago
Alternatives and similar repositories for fpga-midi-synth
Users that are interested in fpga-midi-synth are comparing it to the libraries listed below
Sorting:
- CologneChip GateMate FPGA Module: GMM-7550☆23Updated this week
- Sata 2 Host Controller for FPGA implementation☆18Updated 7 years ago
- PS2 interface☆19Updated 7 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- MPU6050 interface for fpga☆10Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆16Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆35Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 7 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated last year
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- Mirror of git://git.zerfleddert.de/usb-driver☆20Updated 12 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Portable HyperRAM controller☆59Updated 10 months ago
- Master-thesis-final☆19Updated 2 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆59Updated 2 years ago
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14Updated 6 years ago
- mystorm sram test☆28Updated 8 years ago
- Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T☆19Updated 6 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆17Updated 6 years ago
- Programmable multichannel ADPCM decoder for FPGA☆24Updated 4 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 6 years ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensour…☆17Updated last month
- Quickstart binaries for flashing ULX3S to factory-default state☆26Updated 3 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago