rene-dev / fpga-midi-synthLinks
MIDI synthesizer written in VHDL
☆12Updated 13 years ago
Alternatives and similar repositories for fpga-midi-synth
Users that are interested in fpga-midi-synth are comparing it to the libraries listed below
Sorting:
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 7 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- PS2 interface☆19Updated 7 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆26Updated 3 years ago
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14Updated 6 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- KiCad design for a minimig compatible board for the QM_XC7A100T_DDR3 board.☆24Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- ice40 UltraPlus demos☆23Updated 4 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆26Updated 5 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- MPU6050 interface for fpga☆10Updated 5 years ago
- Portable HyperRAM controller☆56Updated 8 months ago
- Miscellaneous ULX3S examples (advanced)☆78Updated last month
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆28Updated 5 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆23Updated 3 weeks ago
- ☆74Updated last month
- A 5$ Xilinx ZYNQ development board.☆25Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago