Xilinx / graphanalyticsLinks
Xilinx Alveo Graph Analytics Product repository
☆14Updated 3 years ago
Alternatives and similar repositories for graphanalytics
Users that are interested in graphanalytics are comparing it to the libraries listed below
Sorting:
- A Generic Distributed Auto-Tuning Infrastructure☆24Updated 4 years ago
- Falcon Merlin Compiler☆41Updated 5 years ago
- Convert C files into Verilog☆20Updated 7 years ago
- Tutorial Material from the SST Team☆25Updated 6 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- ☆22Updated 11 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- BiSUNA framework specialized to compile for the Xilinx Alveo U50☆13Updated 5 years ago
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆18Updated 3 years ago
- ☆37Updated 4 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- The programming runtime and interfaces for ARENA.☆14Updated 4 years ago
- FPGA-based HyperLogLog Accelerator☆12Updated 5 years ago
- ☆14Updated 3 years ago
- ☆60Updated 2 years ago
- DATuner Repository☆17Updated 7 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- ☆22Updated 4 years ago
- ☆36Updated 3 weeks ago
- An awesome curated list of languages and tools to program FPGAs☆73Updated 3 years ago
- SmartNIC☆14Updated 7 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Updated 4 months ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- ☆24Updated 5 years ago
- A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches☆15Updated 6 years ago
- Fast Floating Point Operators for High Level Synthesis☆23Updated 2 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 10 months ago
- ☆17Updated 3 years ago