SanjayRai/SRAI_HW_ACCEL_WINDOWS10_PCIe external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

SanjayRai/SRAI_HW_ACCEL_WINDOWS10_PCIe

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/SanjayRai/SRAI_HW_ACCEL_WINDOWS10_PCIe)

Close

SanjayRai / SRAI_HW_ACCEL_WINDOWS10_PCIeView on GitHubMore

• External links
• Readme badge

PCIe based accelerator for VCU1525 with xDMA based on Windows10 and Windows Server 2016 development environment

☆56Feb 15, 2018Updated 8 years ago

Alternatives and similar repositories for SRAI_HW_ACCEL_WINDOWS10_PCIe

Users that are interested in SRAI_HW_ACCEL_WINDOWS10_PCIe are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• yiyaowen / xdma_driver_win

  View on GitHub
  XDMA Drivers for Windows
  ☆41Sep 9, 2023Updated 2 years ago
• rsarwar87 / xdma_dsc_byp_cltr

  View on GitHub
  VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe
  ☆18Oct 23, 2019Updated 6 years ago
• shengwenliang / fpga-nvme-controller

  View on GitHub
  Chisel NVMe controller
  ☆26Nov 24, 2022Updated 3 years ago
• magro732 / OpenRIO

  View on GitHub
  Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
  ☆32Jun 8, 2017Updated 8 years ago
• Xilinx / dma_ip_drivers

  View on GitHub
  Xilinx QDMA IP Drivers
  ☆775Feb 26, 2026Updated 3 weeks ago
• strezh / XPDMA

  View on GitHub
  PCIe DMA Subsystem based on Xilinx XAPP1171
  ☆48Jun 6, 2023Updated 2 years ago
• DUNE / pl-nvme

  View on GitHub
  ☆36Aug 19, 2020Updated 5 years ago
• cwd-wenzhou / EtherCAT-FreeRTOS

  View on GitHub
  ☆14Jan 5, 2022Updated 4 years ago
• uwemeyerbaese / DSP_with_FPGAs_ed3

  View on GitHub
  DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8
  ☆15Nov 8, 2025Updated 4 months ago
• linuxbest / ahci_mpi

  View on GitHub
  an sata controller using smallest resource.
  ☆17Feb 5, 2014Updated 12 years ago
• defparam / pciworm

  View on GitHub
  An example Windows 10 UMDF driver for the sole purpose of sending MMIO to BAR regions of an FPGA
  ☆21May 4, 2018Updated 7 years ago
• mcrl / NVMe

  View on GitHub
  ☆35Dec 10, 2023Updated 2 years ago
• jlublin / xvcd_server

  View on GitHub
  Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters
  ☆11Dec 20, 2013Updated 12 years ago
• binfu1 / vivado-dma

  View on GitHub
  ☆10Oct 18, 2024Updated last year
• CospanDesign / vivado-ip-cores

  View on GitHub
  IP Cores that can be used within Vivado
  ☆27May 18, 2021Updated 4 years ago
• KutuSystems / XilinxIP

  View on GitHub
  Xilinx IP repository
  ☆13May 5, 2018Updated 7 years ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial

  View on GitHub
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆793Sep 14, 2023Updated 2 years ago
• paulscherrerinstitute / xvcSupport

  View on GitHub
  ☆18Oct 5, 2020Updated 5 years ago
• ramonaoptics / xilinx-dma-driver

  View on GitHub
  Xilinx AR65444 - Xilinx PCIe DMA Driver for linux
  ☆21May 10, 2019Updated 6 years ago
• fpgadeveloper / fpga-drive-aximm-pcie

  View on GitHub
  Example designs for FPGA Drive FMC
  ☆287Feb 28, 2026Updated 3 weeks ago
• KastnerRG / riffa

  View on GitHub
  The RIFFA development repository
  ☆867Jun 11, 2024Updated last year
• lapauwThomas / Zynq_winUSB

  View on GitHub
  WinUSB implementation for the ZYNQ platform (Zybo board)
  ☆27Aug 27, 2018Updated 7 years ago
• coldnew / zybo-examples

  View on GitHub
  A series of examples on zybo board for my blog tutorials.
  ☆11Jul 17, 2016Updated 9 years ago
• SanjayRai / PCIE_AXI_BRIDGE

  View on GitHub
  Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices
  ☆32Apr 25, 2016Updated 9 years ago
• codeshaa / 16-bit-HDLC-using-VHDL

  View on GitHub
  High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.
  ☆30Dec 1, 2016Updated 9 years ago
• Just-maple / Hp-spectre-X360-hackintosh

  View on GitHub
  8th gen intel i7 8550
  ☆10Mar 1, 2019Updated 7 years ago
• CospanDesign / verilog_ppfifo_demo

  View on GitHub
  Simple demo showing how to use the ping pong FIFO
  ☆16May 2, 2016Updated 9 years ago
• lnls-dig / dsp-cores

  View on GitHub
  Repository containing the DSP gateware cores
  ☆14Mar 9, 2026Updated 2 weeks ago
• aoeldemann / gopcie

  View on GitHub
  Golang package for PCI Express data transfers
  ☆13Apr 24, 2018Updated 7 years ago
• aicodix / ira

  View on GitHub
  SISO vector decoder for IRA-LDPC codes in VHDL
  ☆12Oct 18, 2022Updated 3 years ago
• yhqiu16 / NVMeCHA

  View on GitHub
  NVMe Controller featuring Hardware Acceleration
  ☆102Jun 23, 2021Updated 4 years ago
• FDU-ME-ARC / NVMeCHA

  View on GitHub
  ☆21Jul 28, 2021Updated 4 years ago
• crboth / AWGN_Generator

  View on GitHub
  FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method
  ☆11Oct 7, 2016Updated 9 years ago
• Cosmos-OpenSSD / Cosmos-plus-OpenSSD

  View on GitHub
  Cosmos OpenSSD + Hardware and Software source distribution
  ☆235Jul 29, 2022Updated 3 years ago
• juliancoy / openStreamHDL

  View on GitHub
  VHDL Code for infrastructural blocks (designed for FPGA)
  ☆15Oct 26, 2022Updated 3 years ago
• TiferKing / as02mc04_hack

  View on GitHub
  Alibaba Cloud AS02MC04 hack
  ☆41Jan 7, 2025Updated last year
• tukl-msd / finance.zynqpricer.hls

  View on GitHub
  Heston implementation for Zynq with Vivado HLS
  ☆16Jun 30, 2015Updated 10 years ago
• d953i / Custom_Part_Data_Files

  View on GitHub
  Xilinx PCIe to MIG DDR4 example designs and custom part data files
  ☆40Feb 4, 2024Updated 2 years ago
• aquaxis / aq_mipi_csi2rx_ultrascaleplus

  View on GitHub
  ☆34Nov 26, 2019Updated 6 years ago