PCIe based accelerator for VCU1525 with xDMA based on Windows10 and Windows Server 2016 development environment
☆57Feb 15, 2018Updated 8 years ago
Alternatives and similar repositories for SRAI_HW_ACCEL_WINDOWS10_PCIe
Users that are interested in SRAI_HW_ACCEL_WINDOWS10_PCIe are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- XDMA Drivers for Windows☆41Sep 9, 2023Updated 2 years ago
- Chisel NVMe controller☆27Nov 24, 2022Updated 3 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 8 years ago
- Xilinx QDMA IP Drivers☆782Feb 26, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- PCIe DMA Subsystem based on Xilinx XAPP1171☆48Jun 6, 2023Updated 2 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- ☆36Aug 19, 2020Updated 5 years ago
- ☆13Jan 5, 2022Updated 4 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 5 months ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- An example Windows 10 UMDF driver for the sole purpose of sending MMIO to BAR regions of an FPGA☆21May 4, 2018Updated 7 years ago
- ☆36Dec 10, 2023Updated 2 years ago
- ☆10Oct 18, 2024Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆802Sep 14, 2023Updated 2 years ago
- ☆18Oct 5, 2020Updated 5 years ago
- Xilinx AR65444 - Xilinx PCIe DMA Driver for linux☆22May 10, 2019Updated 6 years ago
- Example designs for FPGA Drive FMC☆288Updated this week
- The RIFFA development repository☆869Jun 11, 2024Updated last year
- WinUSB implementation for the ZYNQ platform (Zybo board)☆27Aug 27, 2018Updated 7 years ago
- A series of examples on zybo board for my blog tutorials.☆11Jul 17, 2016Updated 9 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆30Dec 1, 2016Updated 9 years ago
- 8th gen intel i7 8550☆10Mar 1, 2019Updated 7 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated last month
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- Golang package for PCI Express data transfers☆13Apr 24, 2018Updated 7 years ago
- NVMe Controller featuring Hardware Acceleration☆103Jun 23, 2021Updated 4 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Cosmos OpenSSD + Hardware and Software source distribution☆237Jul 29, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Alibaba Cloud AS02MC04 hack☆43Mar 28, 2026Updated 2 weeks ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Feb 4, 2024Updated 2 years ago
- ☆34Nov 26, 2019Updated 6 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- USB -> AXI Debug Bridge☆43Jun 5, 2021Updated 4 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 6 years ago