PCIe based accelerator for VCU1525 with xDMA based on Windows10 and Windows Server 2016 development environment
☆58Feb 15, 2018Updated 8 years ago
Alternatives and similar repositories for SRAI_HW_ACCEL_WINDOWS10_PCIe
Users that are interested in SRAI_HW_ACCEL_WINDOWS10_PCIe are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆19Oct 23, 2019Updated 6 years ago
- Xilinx DMA IP Drivers☆866Aug 24, 2026Updated last month
- PCIe DMA Subsystem based on Xilinx XAPP1171☆48Jun 6, 2023Updated 3 years ago
- ☆36Aug 19, 2020Updated 6 years ago
- Chisel NVMe controller☆29Nov 24, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- ☆13Jan 5, 2022Updated 4 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 11 months ago
- ☆43Jul 4, 2026Updated 3 months ago
- An example Windows 10 UMDF driver for the sole purpose of sending MMIO to BAR regions of an FPGA☆21May 4, 2018Updated 8 years ago
- ☆38Mar 10, 2021Updated 5 years ago
- ☆12Oct 18, 2024Updated last year
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆863Sep 14, 2023Updated 3 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- NVMe Controller featuring Hardware Acceleration☆122Jun 23, 2021Updated 5 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆31Dec 1, 2016Updated 9 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Xilinx AR65444 - Xilinx PCIe DMA Driver for linux☆22May 10, 2019Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- Example designs for FPGA Drive FMC☆303Oct 6, 2026Updated last week
- The RIFFA development repository☆883Jun 11, 2024Updated 2 years ago
- A series of examples on zybo board for my blog tutorials.☆11Jul 17, 2016Updated 10 years ago
- WinUSB implementation for the ZYNQ platform (Zybo board)☆29Aug 27, 2018Updated 8 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.☆77Sep 30, 2026Updated 2 weeks ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆11Oct 7, 2016Updated 10 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- ☆22Jul 28, 2021Updated 5 years ago
- Project in course “FPGA Design for Communication Systems”☆16Dec 30, 2023Updated 2 years ago
- Cosmos OpenSSD + Hardware and Software source distribution☆261Jul 29, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 11 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆41Jun 10, 2026Updated 4 months ago
- ☆35Nov 26, 2019Updated 6 years ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- ☆19Oct 5, 2020Updated 6 years ago
- JESD204b modules in VHDL☆31Apr 18, 2019Updated 7 years ago