Online documentation can be found at https://minres.github.io/SCViewer/
☆21Feb 11, 2024Updated 2 years ago
Alternatives and similar repositories for SCViewer
Users that are interested in SCViewer are comparing it to the libraries listed below
Sorting:
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆132Updated this week
- ☆26Jan 19, 2026Updated 2 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆300Feb 17, 2026Updated last month
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆89Oct 8, 2024Updated last year
- A High-Level DRAM Timing, Power and Area Exploration Tool☆29Jul 29, 2020Updated 5 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 9 months ago
- Xtext project to parse CoreDSL files☆24Oct 17, 2025Updated 5 months ago
- ☆22Feb 18, 2025Updated last year
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Amateur Radio Callsign RegEx Generator☆13Jul 12, 2022Updated 3 years ago
- GDB server to debug CPU simulation waveform traces☆43Feb 21, 2022Updated 4 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Yet another implementation of TI C6x DSP simulator☆12Jan 16, 2014Updated 12 years ago
- Mini17 - QRP M17 handheld☆41Jan 30, 2026Updated last month
- ☆10Oct 8, 2021Updated 4 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 4 months ago
- Automatic upload of ADIF log to CloudLog☆14Mar 10, 2025Updated last year
- A Game Boy emulator written in C++/SystemC TLM-2.0☆35Aug 30, 2025Updated 6 months ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 9 years ago
- A C-family AST implementation designed to be an IR for DSL compilers.☆17Jul 6, 2017Updated 8 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- ☆14Jul 14, 2015Updated 10 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆38Dec 23, 2021Updated 4 years ago
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated last month
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆18Aug 23, 2021Updated 4 years ago
- Library for modelling performance costs of different Neural Network workloads on NPU devices☆34Mar 11, 2026Updated last week
- documentation and code for a Python PEP about an appoximate equal check for Python☆17Jun 29, 2015Updated 10 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆13Jun 9, 2021Updated 4 years ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆84Mar 11, 2026Updated last week
- ☆16May 7, 2025Updated 10 months ago
- Making cocotb testbenches that bit easier☆37Feb 28, 2026Updated 2 weeks ago
- meta-layer for EBAZ4205☆16Jun 7, 2021Updated 4 years ago
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 2 years ago