Online documentation can be found at https://minres.github.io/SCViewer/
☆22Apr 10, 2026Updated 3 months ago
Alternatives and similar repositories for SCViewer
Users that are interested in SCViewer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- Contents of 50ohm.de☆15Updated this week
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆137Updated this week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆311Jun 19, 2026Updated last month
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Apr 13, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A High-Level DRAM Timing, Power and Area Exploration Tool☆30Jul 29, 2020Updated 5 years ago
- Die App zum Lernen auf die Amateurfunkprüfung passend zu 50ohm.de☆29Apr 19, 2026Updated 3 months ago
- An App as Offline Frontend for CloudLog☆28Jan 24, 2026Updated 5 months ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 7 years ago
- ☆23Feb 18, 2025Updated last year
- Xtext project to parse CoreDSL files☆23Apr 29, 2026Updated 2 months ago
- RISC-V SystemC-TLM simulator☆356Feb 20, 2026Updated 5 months ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated 2 months ago
- GDB server to debug CPU simulation waveform traces☆43Feb 21, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Amateur Radio Callsign RegEx Generator☆15Jul 12, 2022Updated 4 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Computer architecture project : Cache simulator with LRU replacement policy☆12Jul 27, 2021Updated 4 years ago
- Yet another implementation of TI C6x DSP simulator☆11Jan 16, 2014Updated 12 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 8 months ago
- ☆10Oct 8, 2021Updated 4 years ago
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Automatic upload of ADIF log to CloudLog☆14Mar 10, 2025Updated last year
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 9 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- A standalone structural (gate-level) verilog parser☆41Updated this week
- A C-family AST implementation designed to be an IR for DSL compilers.☆17Jul 6, 2017Updated 9 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- Instant Neural Graphics Primitives from scratch, zero dependencies. Learning by doing.☆10Aug 18, 2023Updated 2 years ago
- ☆14Jul 14, 2015Updated 11 years ago
- Rough prototype of Distance Inference using BLE Signal Strength in ESP32☆13Sep 23, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆18Aug 23, 2021Updated 4 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- Library for modelling performance costs of different Neural Network workloads on NPU devices☆35Jul 10, 2026Updated last week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- simplistic crawler and serializer for linked data at dewey.info☆15Jun 18, 2010Updated 16 years ago
- documentation and code for a Python PEP about an appoximate equal check for Python☆17Jun 29, 2015Updated 11 years ago