Online documentation can be found at https://minres.github.io/SCViewer/
☆21Feb 11, 2024Updated 2 years ago
Alternatives and similar repositories for SCViewer
Users that are interested in SCViewer are comparing it to the libraries listed below
Sorting:
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆130Feb 19, 2026Updated last week
- ☆26Jan 19, 2026Updated last month
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆300Feb 17, 2026Updated last week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Oct 8, 2024Updated last year
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- ☆20Jun 18, 2022Updated 3 years ago
- ☆22Feb 18, 2025Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- An App as Offline Frontend for CloudLog☆27Jan 24, 2026Updated last month
- Xtext project to parse CoreDSL files☆24Oct 17, 2025Updated 4 months ago
- Messy is an open-source framework that integrates a RISC-V ISS with SystemC-AMS☆20Sep 8, 2025Updated 5 months ago
- ☆41Nov 5, 2025Updated 3 months ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆29Jul 29, 2020Updated 5 years ago
- ☆11May 31, 2016Updated 9 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- RISC-V SystemC-TLM simulator☆340Feb 20, 2026Updated last week
- A Rocket-based RISC-V superscalar in-order core☆38Oct 5, 2025Updated 4 months ago
- A Game Boy emulator written in C++/SystemC TLM-2.0☆33Aug 30, 2025Updated 6 months ago
- ☆29Oct 20, 2019Updated 6 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆31Updated this week
- Making cocotb testbenches that bit easier☆37Updated this week
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 3 months ago
- ☆31Oct 2, 2023Updated 2 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆84Updated this week
- Library for modelling performance costs of different Neural Network workloads on NPU devices☆34Feb 11, 2026Updated 2 weeks ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆38Dec 23, 2021Updated 4 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated 3 weeks ago
- QEMU libsystemctlm-soc co-simulation demos.☆159May 21, 2025Updated 9 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Apr 3, 2023Updated 2 years ago
- Python interface for cross-calling with HDL☆47Jan 23, 2026Updated last month
- Codebase to simulate production code with NS3 using Docker Containers☆10Oct 10, 2019Updated 6 years ago