This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://www.vlsisystemdesign.com/advanced-physical-design-using-openlane-sky130/) workshop.
☆17Jan 30, 2023Updated 3 years ago
Alternatives and similar repositories for Physical-Design-With-OpenLANE-and-SKY130
Users that are interested in Physical-Design-With-OpenLANE-and-SKY130 are comparing it to the libraries listed below
Sorting:
- This project presents the implementation of Quantum Key Distribution (QKD) Protocol:BB84 on FPGA. Quantum Communication Methodology has b…☆13Dec 29, 2022Updated 3 years ago
- ☆16Apr 8, 2023Updated 2 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- zero-riscy CPU Core☆18Jun 10, 2018Updated 7 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Feb 18, 2021Updated 5 years ago
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- This repository is for students to go through the Learning Journey for CHISEL and Funcitonal Programming with SCALA also perform tasks re…☆15Sep 7, 2025Updated 6 months ago
- This Repo is meant and maintained to help learners complete the course -- "C-for-Everyone-Programming-Fundamentals-by-University-of-Calif…☆17Feb 3, 2021Updated 5 years ago
- ☆10Nov 30, 2022Updated 3 years ago
- Learn RISC-V☆21Dec 5, 2024Updated last year
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- ☆20Nov 22, 2021Updated 4 years ago
- ☆24Dec 31, 2024Updated last year
- ☆17Jan 13, 2024Updated 2 years ago
- Advanced Physical Design Using OpenLANE/SKY130 course notes by Ojasvi Shah☆18Oct 19, 2024Updated last year
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 6 years ago
- mojito☆12May 1, 2018Updated 7 years ago
- ☆26Sep 3, 2025Updated 6 months ago
- VS Code extension for EDAcation - Learning environment for digital hardware design.☆16Mar 14, 2026Updated last week
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Mar 7, 2019Updated 7 years ago
- a simple riscv cpu☆24Dec 2, 2022Updated 3 years ago
- Miner Manager☆30Dec 5, 2024Updated last year
- Organic Electronic Device Simulator☆15Dec 14, 2019Updated 6 years ago
- Small KVM-based hypervisor, boots Linux (WIP)☆13May 5, 2024Updated last year
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 2 weeks ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆29Feb 21, 2019Updated 7 years ago
- Debug waveforms with GDB☆29Nov 12, 2025Updated 4 months ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Mar 14, 2026Updated last week
- krew-wasm offers a way to write and distribute kubectl plugins based on WebAssembly☆14Apr 15, 2024Updated last year
- ☆13Aug 29, 2022Updated 3 years ago
- Parallel implementation of Smith–Waterman using OpenMP☆10Oct 28, 2020Updated 5 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Oct 22, 2025Updated 4 months ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated last year
- LLM-aided Hardware Design and Verification☆23Mar 12, 2026Updated last week
- ☆43May 26, 2018Updated 7 years ago
- ☆24Feb 22, 2024Updated 2 years ago