This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://www.vlsisystemdesign.com/advanced-physical-design-using-openlane-sky130/) workshop.
☆17Jan 30, 2023Updated 3 years ago
Alternatives and similar repositories for Physical-Design-With-OpenLANE-and-SKY130
Users that are interested in Physical-Design-With-OpenLANE-and-SKY130 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project presents the implementation of Quantum Key Distribution (QKD) Protocol:BB84 on FPGA. Quantum Communication Methodology has b…☆16Dec 29, 2022Updated 3 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆99Sep 17, 2022Updated 4 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆29Feb 18, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- ☆11May 27, 2019Updated 7 years ago
- zero-riscy CPU Core☆19Jun 10, 2018Updated 8 years ago
- ☆22May 25, 2023Updated 3 years ago
- Digital IC design and vlsi notes☆15Jun 24, 2020Updated 6 years ago
- ☆21Nov 22, 2021Updated 4 years ago
- This Repo is meant and maintained to help learners complete the course -- "C-for-Everyone-Programming-Fundamentals-by-University-of-Calif…☆18Feb 3, 2021Updated 5 years ago
- Learn RISC-V☆22Dec 5, 2024Updated last year
- Advanced Physical Design Using OpenLANE/SKY130 course notes by Ojasvi Shah☆17Oct 19, 2024Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆17Jan 13, 2024Updated 2 years ago
- ⚡️Official Image-charts Python library☆12Jun 25, 2026Updated 4 months ago
- A documentation on my findings in Cadence☆11Feb 27, 2020Updated 6 years ago
- ☆25Jun 25, 2026Updated 4 months ago
- Motion Estimation implementation by using Verilog HDL☆14Jun 17, 2024Updated 2 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- ☆11Nov 30, 2022Updated 3 years ago
- Parallel implementation of Smith–Waterman using OpenMP☆10Oct 28, 2020Updated 6 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Python-based Spice Simulator☆11Jun 17, 2021Updated 5 years ago
- Port of PISCES TCAD Device Simulator to Linux☆11Jul 12, 2020Updated 6 years ago
- zGlue Chiplet Info Exchange Format (ZEF)☆12Sep 16, 2021Updated 5 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- Qucs-Help documentation☆10Jul 25, 2018Updated 8 years ago
- mojito☆13May 1, 2018Updated 8 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆35Feb 21, 2019Updated 7 years ago
- ☆16Apr 8, 2023Updated 3 years ago
- ☆27May 9, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Notes I made on RTL design and verification. Currently has verilog, system verilog and formal verification notes☆12Sep 23, 2023Updated 3 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆26Mar 7, 2019Updated 7 years ago
- Small KVM-based hypervisor, boots Linux (WIP)☆14May 5, 2024Updated 2 years ago
- A simulator integrates ChampSim and Ramulator.☆24Aug 30, 2026Updated 2 months ago
- Project Trellis database☆16Oct 12, 2026Updated 2 weeks ago
- ☆46Oct 16, 2026Updated 2 weeks ago
- Organic Electronic Device Simulator☆16Dec 14, 2019Updated 6 years ago