neeraj1397 / Physical-Design-With-OpenLANE-and-SKY130View external linksLinks
This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://www.vlsisystemdesign.com/advanced-physical-design-using-openlane-sky130/) workshop.
☆17Jan 30, 2023Updated 3 years ago
Alternatives and similar repositories for Physical-Design-With-OpenLANE-and-SKY130
Users that are interested in Physical-Design-With-OpenLANE-and-SKY130 are comparing it to the libraries listed below
Sorting:
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 3 years ago
- This project presents the implementation of Quantum Key Distribution (QKD) Protocol:BB84 on FPGA. Quantum Communication Methodology has b…☆12Dec 29, 2022Updated 3 years ago
- ☆16Apr 8, 2023Updated 2 years ago
- ☆25Dec 31, 2024Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Feb 18, 2021Updated 4 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Feb 21, 2019Updated 6 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆36Nov 30, 2022Updated 3 years ago
- Copy millions of objects in minutes☆12Oct 21, 2019Updated 6 years ago
- The meat and potatoes behind farosctl☆13Feb 28, 2023Updated 2 years ago
- Repository for VSD-IAT Workshop: Physical Verification using SKY130☆10Aug 15, 2021Updated 4 years ago
- mojito☆12May 1, 2018Updated 7 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- DDRFW-UTIL tool repository☆14Feb 11, 2026Updated last week
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- ☆14Oct 2, 2023Updated 2 years ago
- krew-wasm offers a way to write and distribute kubectl plugins based on WebAssembly☆14Apr 15, 2024Updated last year
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- All Digital Phase-Locked Loop☆12May 22, 2023Updated 2 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- deltaV is a bare-metal hypervisor. (Raspberry Pi-3B) [ARMv8-A]☆14May 12, 2024Updated last year
- Bitstream Fault Analysis Tool☆15Jul 17, 2023Updated 2 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆15Oct 15, 2025Updated 4 months ago
- A Simple As Possible RISCV-32I core with debug module.☆42Dec 1, 2019Updated 6 years ago
- ☆12Nov 4, 2023Updated 2 years ago
- Description of a RISC-V architecture based on MIPS 3000☆13Apr 24, 2023Updated 2 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- GSI Timing Gateware and Tools☆14Updated this week
- cpufuzz is a dumb, simple and portable CPU fuzzer☆11Jan 27, 2019Updated 7 years ago
- RISCV lock-step checker based on Spike☆14Jan 23, 2026Updated 3 weeks ago
- VS Code extension for EDAcation - Learning environment for digital hardware design.☆16Updated this week
- ☆13Aug 29, 2022Updated 3 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Oct 22, 2025Updated 3 months ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 8 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Tool for debugging WebAssembly (like gdb).☆12Jan 25, 2023Updated 3 years ago
- ☆13May 5, 2023Updated 2 years ago