neeraj1397 / Physical-Design-With-OpenLANE-and-SKY130Links
This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://www.vlsisystemdesign.com/advanced-physical-design-using-openlane-sky130/) workshop.
☆17Updated 2 years ago
Alternatives and similar repositories for Physical-Design-With-OpenLANE-and-SKY130
Users that are interested in Physical-Design-With-OpenLANE-and-SKY130 are comparing it to the libraries listed below
Sorting:
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆52Updated 4 years ago
- ☆43Updated 3 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆77Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 11 months ago
- Introductory course into static timing analysis (STA).☆99Updated 5 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆44Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆23Updated 3 years ago
- Complete tutorial code.☆22Updated last year
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- SRAM☆22Updated 5 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆27Updated last year
- This is a tutorial on standard digital design flow☆80Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆118Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆33Updated 4 years ago
- ☆17Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- EE 260 Winter 2017: Advanced VLSI Design☆67Updated 9 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Updated 4 years ago
- A complete open-source design-for-testing (DFT) Solution☆171Updated 3 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- ☆110Updated last month
- ☆67Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆46Updated 5 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- General Purpose AXI Direct Memory Access☆61Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago