Alternatives and similar repositories for MIPS_R10K_Processor

Users that are interested in MIPS_R10K_Processor are comparing it to the libraries listed below

• ryeleo / Mips-FPGA
  Mips fpga implemented using Verilog HDL. Goal is to synthesis on Altera FPGA.
  ☆13Updated 8 years ago
• rakeshdhakla / ChampSim-master-BTBX
  BTB-X HPCA23 code
  ☆11Updated 2 years ago
• ElectronAsh / sim_3do
  Verilator / Imgui sim for 3DO FPGA core attempt
  ☆13Updated 2 years ago
• aniketnk / circular-queue-verilog
  Implementation of a circular queue in hardware using verilog.
  ☆17Updated 6 years ago
• grantae / OpenMIPS
  A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…
  ☆82Updated 6 years ago
• SpinalHDL / SpinalDoc
  SpinalHDL documentation assets (pictures, slides, ...)
  ☆32Updated 11 months ago
• himanshu5-prog / vortexGPU
  ☆22Updated 4 years ago
• Kenji-Ishimaru / polyphony
  3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.
  ☆90Updated 5 years ago
• alfikpl / aoR3000
  The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…
  ☆44Updated 11 years ago
• Wren6991 / ChristmasSoC
  Dual-core RISC-V SoC with JTAG, atomics, SDRAM
  ☆25Updated 3 years ago
• PS-FPGA / ps-fpga
  The PS-FPGA project (top level)
  ☆25Updated 4 years ago
• nand2mario / ddr3-tang-primer-20k
  DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.
  ☆61Updated 2 years ago
• Linux-RISC / IRIX-disk-cloning
  IRIX script to clone an IRIX XFS disk
  ☆12Updated 2 years ago
• OpenXiangShan / nexus-am
  ☆39Updated last week
• lowRISC / muntjac
  64-bit multicore Linux-capable RISC-V processor
  ☆99Updated 6 months ago
• ToNi3141 / RasteriCEr
  Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)
  ☆39Updated 4 years ago
• mikeakohn / riscv_fpga
  Implementation of a RISC-V CPU in Verilog.
  ☆17Updated 8 months ago
• valar1234 / MIPS
  A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cach…
  ☆76Updated last year
• hdl-util / vga-text-mode
  VGA-compatible text mode functionality
  ☆17Updated 5 years ago
• waviousllc / wav-lpddr-hw
  Wavious DDR (WDDR) Physical interface (PHY) Hardware
  ☆117Updated 4 years ago
• xerpi / tiny5
  RISC-V Processor Implementation (RV32IM, TileLink-UL)
  ☆24Updated last year
• taneroksuz / fpu-sp
  IEEE 754 single precision floating point library in systemverilog and vhdl
  ☆38Updated 10 months ago
• ptimonen / n64-riistahillo
  Kumi-Daiko Beatoff 64 is a physics-based combat game in which one to four players try to survive endless waves tengu-masks and battle aga…
  ☆10Updated 4 years ago
• Ashwin-Rajesh / RiSC-16
  RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…
  ☆12Updated 3 years ago
• NukaCola-Quantum / MBIST-verilog
  A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated
  ☆19Updated 6 years ago
• Martoni / HdmiCore
  HDMI core in Chisel HDL
  ☆51Updated last year
• thinkoco / de10-nano-riscv
  A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano
  ☆41Updated 5 years ago
• ChrisPVille / jtaglet
  Easy-to-use JTAG TAP and Debug Controller core written in Verilog
  ☆33Updated 6 years ago
• n64dev / n64dev
  Open source Nintendo 64
  ☆11Updated 11 years ago
• CraftyChimera / GGBE
  A cycle accurate Nintendo Gameboy emulator with focus on code quality and readability
  ☆12Updated last year