AMS-Net / ams-net.github.io
☆13Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for ams-net.github.io
- ☆19Updated last month
- awesome-Analog-IC-Design-Automation☆29Updated last year
- Analog Placement Quality Prediction☆19Updated last year
- ☆15Updated 3 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆11Updated last year
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆19Updated last year
- ☆29Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆30Updated this week
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆19Updated 2 months ago
- Artificial Netlist Generator☆32Updated 7 months ago
- ☆49Updated 3 years ago
- ☆28Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆63Updated 2 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆114Updated last month
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago
- Circuit release of the MAGICAL project☆29Updated 4 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- Timing prediction dataset download and instructions.☆12Updated last year
- ☆20Updated 2 months ago
- SMT-based-STDCELL-Layout-Generator☆16Updated 3 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆127Updated 4 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆19Updated last week
- ☆23Updated 3 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆32Updated 4 months ago
- ☆36Updated 7 months ago
- Intel's Analog Detailed Router☆37Updated 5 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated last month
- ☆19Updated 3 years ago
- ☆19Updated this week
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆39Updated last year