muzz21 / ai4edaLinks
A collection of design automation algorithms, methodologies, and tools for electronics/photonics, and emerging eda technologies
☆17Updated 2 years ago
Alternatives and similar repositories for ai4eda
Users that are interested in ai4eda are comparing it to the libraries listed below
Sorting:
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago
- awesome-Analog-IC-Design-Automation☆37Updated 2 years ago
- ☆48Updated 3 weeks ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆21Updated 2 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆56Updated 3 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 8 months ago
- This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.☆26Updated 4 years ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 9 months ago
- ☆23Updated 7 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆42Updated 7 months ago
- ☆31Updated 3 years ago
- just checking☆16Updated 2 years ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- GNN-RE datasets for circuit recognition☆47Updated 2 years ago
- ☆29Updated 11 months ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 10 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 10 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆27Updated last year
- ☆44Updated last year
- Artificial Netlist Generator☆39Updated last year
- Python iterface for Cadence LEF/DEF parser.☆20Updated last year
- ☆56Updated 4 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆30Updated 2 weeks ago
- Simple and most probably incomplete parser for spectre netlists☆16Updated 8 years ago
- ☆24Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆50Updated 5 months ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Updated 4 years ago
- SMT-based-STDCELL-Layout-Generator☆18Updated 3 years ago
- Intel's Analog Detailed Router☆39Updated 5 years ago