Alternatives and similar repositories for ai4eda:

Users that are interested in ai4eda are comparing it to the libraries listed below

• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆39Updated last year
• PKU-IDEA / SymDetect
  Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks
  ☆13Updated 2 years ago
• sethupathib / vsdGraphExtractor
  This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.
  ☆23Updated 4 years ago
• parkerluxu / awesome-Analog-IC-Design-Automation
  awesome-Analog-IC-Design-Automation
  ☆34Updated 2 years ago
• magical-eda / UT-AnLay
  Analog Placement Quality Prediction
  ☆21Updated 2 years ago
• CODA-Team / AnalogGym
  ☆38Updated last week
• ASU-VDA-Lab / ASP-DAC24-Tutorial
  This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024
  ☆47Updated 3 months ago
• ycchen218 / EDA-IRdrop-Prediction
  This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.
  ☆27Updated last year
• sathvikbhat / vlsi_physical_design_automation
  A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.
  ☆12Updated 3 years ago
• DfX-NYUAD / GNN4IC
  Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.
  ☆53Updated last month
• ieee-ceda-datc / datc-rdf-Metrics4ML
  ☆31Updated 3 years ago
• ChrisZonghaoLi / sky130_ldo_rl
  This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.
  ☆36Updated 10 months ago
• ABKGroup / PROBE3.0
  ☆43Updated last year
• PKU-IDEA / SAGERoute
  SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)
  ☆20Updated 2 years ago
• LQY404 / EDA-info
  the awesome work, project and lab of EDA (Electronic Design Automation). continue update...
  ☆23Updated 8 months ago
• ASU-VDA-Lab / 2024_ICCAD_Contest_Gate_Sizing_Benchmark
  ☆22Updated 6 months ago
• AMS-Net / ams-net.github.io
  ☆26Updated 10 months ago
• lamda-bbo / Efficient-TDP
  Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".
  ☆39Updated 2 months ago
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆35Updated 5 years ago
• TimingPredict / TimingPredict
  Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)
  ☆74Updated 8 months ago
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆125Updated 7 months ago
• kkunal1408 / GANA_circuit_data
  just checking
  ☆15Updated 2 years ago
• DfX-NYUAD / GNN-RE
  GNN-RE datasets for circuit recognition
  ☆45Updated last year
• ABKGroup / MBFFClustering
  ☆11Updated 10 months ago
• liangrj2014 / ISPD24_contest
  ☆20Updated 3 months ago
• laiyao1 / AnalogCoder
  ☆55Updated last month
• Ravenslofty / librecell
  ☆23Updated 4 years ago
• electronics-and-drives / MLCAD22
  Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"
  ☆12Updated 2 years ago
• rachelselinar / DREAMPlaceFPGA
  An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
  ☆81Updated last week
• zslwyuan / AutoCellLibX
  AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining
  ☆15Updated 2 years ago