gururaj-s / cleanupspec
CleanupSpec (MICRO-2019)
☆16Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for cleanupspec
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- ☆34Updated 3 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆57Updated 4 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated last month
- ☆12Updated 3 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆25Updated 2 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 3 years ago
- New Cache implementation using Gem5☆13Updated 10 years ago
- MIRAGE (USENIX Security 2021)☆11Updated last year
- ☆18Updated 4 years ago
- ☆30Updated 4 years ago
- ☆18Updated last year
- Security Test Benchmark for Computer Architectures☆18Updated this week
- Artifact, reproducibility, and testing utilites for gem5☆20Updated 3 years ago
- Memory consistency model checking and test generation library.☆13Updated 8 years ago
- ☆18Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆20Updated 2 years ago
- (elastic) cuckoo hashing☆13Updated 4 years ago
- Championship Value Prediction (CVP) simulator.☆15Updated 3 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆42Updated 5 years ago
- ☆11Updated 2 years ago
- ☆17Updated 2 years ago
- Creating beautiful gem5 simulations☆45Updated 3 years ago
- HW interface for memory caches☆26Updated 4 years ago
- MESIF cache coherency protocol for the GEM5 simulator☆13Updated 8 years ago
- Microscope: Enabling Microarchitectural Replay Attacks☆17Updated 4 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- A port of the RIPE suite to RISC-V.☆28Updated 6 years ago
- gem5 configuration for intel's skylake micro-architecture☆45Updated 2 years ago