CleanupSpec (MICRO-2019)
☆16Oct 22, 2020Updated 5 years ago
Alternatives and similar repositories for cleanupspec
Users that are interested in cleanupspec are comparing it to the libraries listed below
Sorting:
- ☆14Feb 18, 2021Updated 5 years ago
- ☆34Dec 14, 2025Updated 2 months ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆61Apr 27, 2020Updated 5 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆31Oct 4, 2022Updated 3 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 8 months ago
- Reload+Refresh PoC☆16Feb 26, 2020Updated 6 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- HW interface for memory caches☆28Apr 21, 2020Updated 5 years ago
- Instruction Pointer Classifier and Dynamic Degree Stream based Hardware Cache Prefetching☆16Nov 16, 2019Updated 6 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Nov 6, 2019Updated 6 years ago
- ☆13May 26, 2022Updated 3 years ago
- This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.☆12Oct 11, 2017Updated 8 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- Digital Standard Cells based SAR ADC☆14Aug 5, 2021Updated 4 years ago
- New Cache implementation using Gem5☆13Apr 2, 2014Updated 11 years ago
- gem5 相关中文笔记☆17Dec 2, 2021Updated 4 years ago
- ☆13Jun 22, 2019Updated 6 years ago
- oo7, a binary analysis tool to defend against Spectre vulnerabilities☆34Oct 16, 2020Updated 5 years ago
- ☆16Mar 18, 2025Updated 11 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 5 years ago
- NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems [USENIX Security '23]☆19Nov 17, 2022Updated 3 years ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆38Sep 6, 2022Updated 3 years ago
- Proof-of-concept code for the SMoTherSpectre exploit.☆77Nov 12, 2019Updated 6 years ago
- Tool for testing and finding minimal eviction sets☆108May 6, 2021Updated 4 years ago
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- ☆21Jun 17, 2022Updated 3 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆23Aug 22, 2022Updated 3 years ago
- ☆20Aug 3, 2018Updated 7 years ago
- gem5 Tips & Tricks☆71Feb 25, 2020Updated 6 years ago
- ☆22Jul 20, 2023Updated 2 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Feb 18, 2021Updated 5 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆53Jun 25, 2019Updated 6 years ago
- ☆21Feb 6, 2020Updated 6 years ago
- Creating beautiful gem5 simulations☆49Mar 22, 2021Updated 4 years ago
- Security Test Benchmark for Computer Architectures☆21Sep 24, 2025Updated 5 months ago
- 64-bit port of the RIPE benchmark (buffer overflow attacks). RIPE was originally developed by John Wilander and Nick Nikiforakis and pres…☆23Jan 28, 2022Updated 4 years ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Oct 9, 2020Updated 5 years ago
- This projects detects ongoing Spectre attacks, by using a neural network to analyze HPCs (Hardware Performance Counters)☆31Oct 16, 2018Updated 7 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆57Aug 21, 2019Updated 6 years ago