CleanupSpec (MICRO-2019)
☆16Oct 22, 2020Updated 5 years ago
Alternatives and similar repositories for cleanupspec
Users that are interested in cleanupspec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆35Dec 14, 2025Updated 6 months ago
- ☆14Feb 18, 2021Updated 5 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆62Apr 27, 2020Updated 6 years ago
- Reload+Refresh PoC☆18Feb 26, 2020Updated 6 years ago
- gem5 相关中文笔记☆16Dec 2, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- New Cache implementation using Gem5☆13Apr 2, 2014Updated 12 years ago
- oo7, a binary analysis tool to defend against Spectre vulnerabilities☆35Oct 16, 2020Updated 5 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 11 months ago
- ☆14Jun 22, 2019Updated 6 years ago
- HW interface for memory caches☆28Apr 21, 2020Updated 6 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆23Aug 22, 2022Updated 3 years ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆39Sep 6, 2022Updated 3 years ago
- ☆14May 26, 2022Updated 4 years ago
- ☆16Mar 18, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Tool for testing and finding minimal eviction sets☆107May 6, 2021Updated 5 years ago
- Proof-of-concept code for the SMoTherSpectre exploit.☆76Nov 12, 2019Updated 6 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Nov 6, 2019Updated 6 years ago
- ☆22Jun 17, 2022Updated 3 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆55Jun 25, 2019Updated 6 years ago
- Creating beautiful gem5 simulations☆49Mar 22, 2021Updated 5 years ago
- ☆20Aug 3, 2018Updated 7 years ago
- This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.☆12Oct 11, 2017Updated 8 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆58Aug 21, 2019Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems [USENIX Security '23]☆20Nov 17, 2022Updated 3 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Feb 18, 2021Updated 5 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- ☆21Feb 6, 2020Updated 6 years ago
- ☆121Nov 14, 2022Updated 3 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 5 years ago
- gem5 Tips & Tricks☆71Feb 25, 2020Updated 6 years ago
- This projects detects ongoing Spectre attacks, by using a neural network to analyze HPCs (Hardware Performance Counters)☆30Oct 16, 2018Updated 7 years ago
- XML representation of the x86 instruction set☆30Feb 15, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The OpenPiton Platform☆31May 22, 2023Updated 3 years ago
- A demo of Flush-Reload style Side-channel attack.☆10Feb 20, 2019Updated 7 years ago
- ☆14Apr 27, 2020Updated 6 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- 64-bit port of the RIPE benchmark (buffer overflow attacks). RIPE was originally developed by John Wilander and Nick Nikiforakis and pres…☆23Jan 28, 2022Updated 4 years ago
- ☆23Jul 20, 2023Updated 2 years ago
- Instruction Pointer Classifier and Dynamic Degree Stream based Hardware Cache Prefetching☆16Nov 16, 2019Updated 6 years ago