aniketp / ipcp-dspView external linksLinks
Instruction Pointer Classifier and Dynamic Degree Stream based Hardware Cache Prefetching
☆16Nov 16, 2019Updated 6 years ago
Alternatives and similar repositories for ipcp-dsp
Users that are interested in ipcp-dsp are comparing it to the libraries listed below
Sorting:
- ETH Computer Architecture - Fall 2020☆12Feb 26, 2021Updated 4 years ago
- Releasing open-sourced version of the code used in the paper "Perceptron-based Prefetch Filtering (ISCA 2019)"☆10May 27, 2022Updated 3 years ago
- An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher☆36Nov 9, 2022Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Dec 24, 2025Updated last month
- About the source code of "Merging Similar Patterns for Hardware Prefetching" paper, which is accepted in MICRO 2022.☆14Mar 1, 2023Updated 2 years ago
- CleanupSpec (MICRO-2019)☆16Oct 22, 2020Updated 5 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- Source codes for "Bouquet of Instruction Pointers"☆17Nov 4, 2020Updated 5 years ago
- ☆23Mar 4, 2025Updated 11 months ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- ☆64Dec 4, 2022Updated 3 years ago
- ChampSim repository☆28Mar 6, 2025Updated 11 months ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 7 months ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆669Feb 1, 2026Updated last week
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Sep 10, 2025Updated 5 months ago
- ☆38Dec 8, 2024Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Dec 23, 2021Updated 4 years ago
- 大三学习计算机网络与通信期间写的代码，包括SOCKET编程和自主编写抓包程序等☆31Dec 28, 2020Updated 5 years ago
- ☆10Dec 27, 2020Updated 5 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 3 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- The gem5 Bootcamp 2022 environment. Archived.☆36Jul 10, 2024Updated last year
- ☆14Oct 2, 2023Updated 2 years ago
- DDRFW-UTIL tool repository☆14Nov 18, 2025Updated 2 months ago
- ☆11Feb 5, 2017Updated 9 years ago
- gem5 FS模式实验手册☆44Mar 8, 2023Updated 2 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- cpufuzz is a dumb, simple and portable CPU fuzzer☆11Jan 27, 2019Updated 7 years ago
- GSI Timing Gateware and Tools☆14Feb 6, 2026Updated last week
- A proc-macro to render text to raw image at compile time☆12Oct 2, 2024Updated last year
- All Digital Phase-Locked Loop☆12May 22, 2023Updated 2 years ago
- Description of a RISC-V architecture based on MIPS 3000☆13Apr 24, 2023Updated 2 years ago
- Artifact Evaluation Reproduction for "Software Prefetching for Indirect Memory Accesses", CGO 2017, using CK.☆43Oct 6, 2021Updated 4 years ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 3 years ago
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 8 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- ☆12Sep 18, 2024Updated last year