delhatch / Red_TrackerLinks
Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. See the video. Pure Verilog. (No soft-core processor.)
☆15Updated 7 years ago
Alternatives and similar repositories for Red_Tracker
Users that are interested in Red_Tracker are comparing it to the libraries listed below
Sorting:
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31Updated 6 years ago
- Gaussian noise generator Verilog IP core☆32Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆26Updated 6 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆30Updated 9 months ago
- ☆27Updated 5 years ago
- ☆17Updated 3 years ago
- unsigned Radix-2 SRT division,基2除法☆16Updated 10 years ago
- Algorithmic C Math Library☆67Updated this week
- Synchronous FIFOs designed in Verilog/System Verilog.☆24Updated 3 weeks ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 5 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆22Updated 2 years ago
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆34Updated 4 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆24Updated 4 years ago
- Verification IP project for I3C protocol☆21Updated 10 months ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆13Updated 5 years ago
- Wi-Fi LDPC codec Verilog IP core☆18Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Verilog RTL Design☆46Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 3 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 8 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆29Updated 6 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆26Updated last year
- Open Source PHY v2☆32Updated last year
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆74Updated 3 years ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆44Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 11 months ago
- Open FPGA Modules☆24Updated last year
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆32Updated 2 years ago