delhatch / Red_TrackerLinks
Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. See the video. Pure Verilog. (No soft-core processor.)
☆15Updated 7 years ago
Alternatives and similar repositories for Red_Tracker
Users that are interested in Red_Tracker are comparing it to the libraries listed below
Sorting:
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31Updated 6 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆30Updated 9 months ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 3 years ago
- Verification IP project for I3C protocol☆21Updated 10 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Open Source PHY v2☆32Updated last year
- ☆17Updated 3 years ago
- unsigned Radix-2 SRT division,基2除法☆16Updated 10 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Updated 7 years ago
- ☆15Updated 6 months ago
- TCL scripts for FPGA (Xilinx)☆35Updated 3 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 8 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆24Updated 3 weeks ago
- Algorithmic C Math Library☆67Updated this week
- A 32 point radix-2 FFT module written in Verilog☆24Updated 5 years ago
- Gaussian noise generator Verilog IP core☆32Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆32Updated last year
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Updated 8 months ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Updated 7 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆13Updated 5 years ago
- CNN accelerator☆28Updated 8 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Updated 2 months ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆24Updated 8 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆24Updated 4 years ago
- Huffman encoding core (Vivado HLS Project)☆12Updated 6 years ago
- ☆27Updated 5 years ago