delhatch / Red_TrackerView external linksLinks
Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. See the video. Pure Verilog. (No soft-core processor.)
☆15Jan 19, 2018Updated 8 years ago
Alternatives and similar repositories for Red_Tracker
Users that are interested in Red_Tracker are comparing it to the libraries listed below
Sorting:
- ☆18Oct 3, 2016Updated 9 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31May 18, 2019Updated 6 years ago
- Verilog Repository for GIT☆35May 4, 2021Updated 4 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 7 years ago
- Spectrum analyzer system using a 512-point FFT, in a Cyclone IV FPGA. Reads i2s audio from the codec and then does all FFT/VGA functions.…☆31Feb 9, 2018Updated 8 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆11Dec 27, 2022Updated 3 years ago
- Verilog implementation of the SHA-512 hash function.☆44Jan 17, 2026Updated 3 weeks ago
- AntakIA is THE tool to explain an ML model or replace it with a collection of basic explainable models.☆13Updated this week
- High Dynamic Range imaging with Altera DE2-115.☆13Mar 1, 2021Updated 4 years ago
- Windfarm Open Data Analysis: “La Haute Borne” (Meuse, France)☆13Nov 12, 2018Updated 7 years ago
- ThereminQ CLassiQ - QuantOPS : Orchestrate Qrack, Bonsai, Qimcifa and Tipsy in OpenCL, VCL and CUDA with an X WebUI☆13Jan 10, 2026Updated last month
- A BDD-based Quantum Circuit Equivalence Checker☆13Jul 10, 2025Updated 7 months ago
- ☆11Dec 13, 2022Updated 3 years ago
- ESPTool for Node.js, based on esptool.py☆10Aug 12, 2015Updated 10 years ago
- 🤖 An automated NTU Thesis LaTeX continuous integration and continuous deploying service built up with GitHub Actions.☆10May 8, 2020Updated 5 years ago
- ☆15Dec 9, 2025Updated 2 months ago
- 基于Surprise实现的具有完整功能的推荐系统服务,并利用flask框架实现了简单的接口调用☆11Jan 20, 2021Updated 5 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- QiskitFlow. Framework for reproducible quantum experiments☆11Jun 30, 2021Updated 4 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- A Script that converts Linux distro to Gentoo Linux. | 转换 Linux 发行版为 Gentoo Linux 的脚本。| Mirror of https://gitlab.com/cwittlut/distro2gen…☆11Sep 25, 2024Updated last year
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- a copy of our trading bot in the IMC prosperity trading competition☆11Apr 3, 2023Updated 2 years ago
- ☆13Dec 9, 2024Updated last year
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆12Mar 12, 2021Updated 4 years ago
- Using Tensorflow to do face_rank☆14Jan 23, 2018Updated 8 years ago
- Free TPU OS running on the FPGA☆10May 6, 2023Updated 2 years ago
- Do we need rebalancing strategies? A theoretical and empirical study around SMOTE and its variants (Sakho, Malherbe and Scornet; 2024)☆11Sep 2, 2025Updated 5 months ago
- FSM (Finite State Machine) tools for Verilog HDL.☆13Dec 19, 2022Updated 3 years ago
- This one is about the paper and the code of "Statistical beamforming for interference mitigation in multi-cell massive MIMO systems".☆11Sep 23, 2021Updated 4 years ago
- The community version of HLS_BLSTM (A BLSTM FPGA accelerator of an OCR appilcation, using CAPI/SNAP))☆11Sep 27, 2019Updated 6 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆15Feb 6, 2025Updated last year
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆14Jul 19, 2012Updated 13 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 9 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 10 months ago