Library of generic verilog buildingblocks
☆18Dec 25, 2025Updated 10 months ago
Alternatives and similar repositories for verilog-buildingblocks
Users that are interested in verilog-buildingblocks are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Example Verilog code for Ulx3s☆45May 5, 2022Updated 4 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Prototyping Board for Altera MAX7000 CPLDs☆10Aug 7, 2020Updated 6 years ago
- Index of Icestudio resources: blocks, collections, icons, examples...☆13Dec 18, 2021Updated 4 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆35Jun 5, 2021Updated 5 years ago
- Hacking repo for UL3XS FPGA stuff.☆22Aug 9, 2024Updated 2 years ago
- Verilog Examples and WebFPGA Standard Library☆11Nov 25, 2019Updated 6 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- FPGA ringoscillator for random number generation☆12Dec 22, 2025Updated 10 months ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 8 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆27Aug 23, 2019Updated 7 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Verilog based FPGA Design of SHA256 Simulated on ModelSim☆24May 18, 2018Updated 8 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 6 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- playing with XOR video patterns on an FPGA☆13Apr 19, 2021Updated 5 years ago
- Circuit Synthesis for Yao's Garbled Circuit by TinyGarble☆12Sep 25, 2020Updated 6 years ago
- USB Serial on the TinyFPGA BX☆146Jun 20, 2021Updated 5 years ago
- Spectrum analyzer system using a 512-point FFT, in a Cyclone IV FPGA. Reads i2s audio from the codec and then does all FFT/VGA functions.…☆32Feb 9, 2018Updated 8 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- FPGA acceleration of arbitrary precision floating point computations.☆42May 17, 2022Updated 4 years ago
- Icestudio collection for standard Input-Output in different devices☆15Jun 28, 2024Updated 2 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 6 years ago
- User-friendly explanation of Yosys options☆114Sep 25, 2021Updated 5 years ago
- ☆13Nov 29, 2025Updated 11 months ago
- ☆28Nov 15, 2019Updated 6 years ago
- ☆17Jul 21, 2017Updated 9 years ago
- FPGA implementation of the TRS-80 Color Computer 3 in Verilog, by Gary Becker et al.☆30Dec 10, 2015Updated 10 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 3 years ago
- Fluid dynamics for Lovebyte 2022 in 512 bytes☆10Feb 12, 2022Updated 4 years ago
- Some simple demo routines for the TinyFPGA BX☆16Sep 5, 2018Updated 8 years ago
- ☆11Jul 29, 2020Updated 6 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Hi-Speed USB (ULPI) interface Pmod™ module for FPGA boards☆10Jan 27, 2017Updated 9 years ago
- A KiCAD project for the TPA3255 amplifier in PBTL mode☆15Nov 27, 2025Updated 11 months ago