dpiegdon / verilog-buildingblocksLinks
Library of generic verilog buildingblocks
☆17Updated this week
Alternatives and similar repositories for verilog-buildingblocks
Users that are interested in verilog-buildingblocks are comparing it to the libraries listed below
Sorting:
- understanding the tinyfpga bootloader☆25Updated 7 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- Tools for FPGA development.☆48Updated 3 months ago
- nMigen examples for the ULX3S board☆16Updated 5 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- 妖刀夢渡☆63Updated 6 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 5 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated last year
- I want to learn [n]Migen.☆42Updated 5 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆13Updated 6 years ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- ☆61Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆43Updated 6 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- Yosys Plugins☆22Updated 6 years ago
- Industry standard I/O for Amaranth HDL☆30Updated last year
- Cross compile FPGA tools☆21Updated 4 years ago
- Nitro USB FPGA core☆85Updated last year
- ☆44Updated 8 months ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago