dpiegdon / verilog-buildingblocksView external linksLinks
Library of generic verilog buildingblocks
☆17Dec 25, 2025Updated last month
Alternatives and similar repositories for verilog-buildingblocks
Users that are interested in verilog-buildingblocks are comparing it to the libraries listed below
Sorting:
- Circuit Synthesis for Yao's Garbled Circuit by TinyGarble☆11Sep 25, 2020Updated 5 years ago
- Verilog Examples and WebFPGA Standard Library☆11Nov 25, 2019Updated 6 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- Icestudio collection for standard Input-Output in different devices☆15Jun 28, 2024Updated last year
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- Some simple demo routines for the TinyFPGA BX☆16Sep 5, 2018Updated 7 years ago
- Example Verilog code for Ulx3s☆41May 5, 2022Updated 3 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Aug 23, 2019Updated 6 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- Verilog based FPGA Design of SHA256 Simulated on ModelSim☆23May 18, 2018Updated 7 years ago
- understanding the tinyfpga bootloader☆25Apr 22, 2018Updated 7 years ago
- A simple binary wrapper for DNS canarytokens.☆25Sep 20, 2022Updated 3 years ago
- Symbol REPL☆31Mar 4, 2018Updated 7 years ago
- ☆32Mar 12, 2021Updated 4 years ago
- RFID tag and tester in Verilog☆42Apr 4, 2013Updated 12 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Jun 5, 2021Updated 4 years ago
- utilities☆15Jul 2, 2013Updated 12 years ago
- A MQTT Client for ComputerCraft☆10Jan 27, 2024Updated 2 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧,控制DA输出相应正弦信号☆10Jul 10, 2019Updated 6 years ago
- Miscellaneous ULX3S examples (advanced)☆82Feb 7, 2026Updated last week
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Jul 2, 2023Updated 2 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- Icestudio collection with the blocks of the FPGA Jedi hardware Academy