Library of generic verilog buildingblocks
☆17Dec 25, 2025Updated 7 months ago
Alternatives and similar repositories for verilog-buildingblocks
Users that are interested in verilog-buildingblocks are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆20Jun 18, 2022Updated 4 years ago
- Example Verilog code for Ulx3s☆44May 5, 2022Updated 4 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Verilog Examples and WebFPGA Standard Library☆11Nov 25, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Circuit Synthesis for Yao's Garbled Circuit by TinyGarble☆11Sep 25, 2020Updated 5 years ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 7 years ago
- Verilog based FPGA Design of SHA256 Simulated on ModelSim☆24May 18, 2018Updated 8 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- Spectrum analyzer system using a 512-point FFT, in a Cyclone IV FPGA. Reads i2s audio from the codec and then does all FFT/VGA functions.…☆32Feb 9, 2018Updated 8 years ago
- ☆14Nov 14, 2022Updated 3 years ago
- Icestudio collection for standard Input-Output in different devices☆15Jun 28, 2024Updated 2 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- Some simple demo routines for the TinyFPGA BX☆16Sep 5, 2018Updated 7 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- ☆13Nov 29, 2025Updated 8 months ago
- ☆33Mar 12, 2021Updated 5 years ago
- Riegel Computer☆17Jun 30, 2023Updated 3 years ago
- Sean Barrett Quake 1 map viewer updated to use SDL☆15Dec 2, 2025Updated 8 months ago
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- Joker TV (USB) FPGA verilog/vhdl code☆16May 19, 2026Updated 2 months ago
- A simple tool to visualize and generate gcode for variable width single layer toolpaths☆11Jul 6, 2020Updated 6 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆87Feb 7, 2026Updated 6 months ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 5 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- Unofficial nextpnr WebAssembly packages☆17Mar 11, 2026Updated 5 months ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆95Nov 7, 2024Updated last year
- USB Serial on the TinyFPGA BX☆145Jun 20, 2021Updated 5 years ago
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆17Dec 12, 2020Updated 5 years ago
- Printer scripts and profiles for IceSL☆19Oct 9, 2024Updated last year