dpiegdon / verilog-buildingblocks
Library of generic verilog buildingblocks
☆16Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for verilog-buildingblocks
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- nMigen examples for the ULX3S board☆15Updated 3 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆11Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated last year
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆41Updated 5 years ago
- a small simple slow serial FPGA core☆16Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆47Updated 10 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 7 months ago
- Dual MikroBUS board for Upduino 2 FPGA☆17Updated 6 years ago
- ☆43Updated 7 months ago
- DVI video out example for prjtrellis☆16Updated 5 years ago
- Low-cost ECP5 FPGA development board☆76Updated 4 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆29Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆36Updated 10 months ago
- Industry standard I/O for Amaranth HDL☆26Updated last month
- A configurable USB 2.0 device core☆30Updated 4 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆25Updated 5 years ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- DDR3 controller for nMigen (WIP)☆14Updated 10 months ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- Yosys Plugins☆20Updated 5 years ago