dpiegdon / verilog-buildingblocksLinks
Library of generic verilog buildingblocks
☆17Updated 3 weeks ago
Alternatives and similar repositories for verilog-buildingblocks
Users that are interested in verilog-buildingblocks are comparing it to the libraries listed below
Sorting:
- understanding the tinyfpga bootloader☆25Updated 7 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Industry standard I/O for Amaranth HDL☆30Updated last year
- Experiments with Yosys cxxrtl backend☆50Updated 9 months ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 4 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- ☆22Updated 3 years ago
- Tools for FPGA development.☆48Updated 3 months ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 5 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆32Updated 4 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- ☆61Updated 2 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated last year
- PMOD boards for ULX3S☆45Updated 2 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- A simple GPU on a TinyFPGA BX☆81Updated 7 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18Updated 7 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆56Updated last month
- Nitro USB FPGA core☆86Updated last year
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Updated 4 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆27Updated last week
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Small footprint and configurable video cores (Deprecated)☆72Updated 4 years ago
- Yosys Plugins☆22Updated 6 years ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- Board and connector definition files for nMigen☆30Updated 5 years ago