Verilog Implementation of modular exponentiation using Montgomery multiplication
☆37Sep 25, 2014Updated 11 years ago
Alternatives and similar repositories for Modular-Exponentiation
Users that are interested in Modular-Exponentiation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Nov 28, 2019Updated 6 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 5 years ago
- VHDL implementation of RSA encryption/decryption using Montgomery modular multipliers☆23Apr 15, 2016Updated 9 years ago
- Chisel module for performing Multi-Scalar Multiplication☆13Mar 25, 2022Updated 3 years ago
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- Parametric NTT/INTT Hardware Generator☆80Apr 3, 2021Updated 4 years ago
- ☆26Nov 3, 2020Updated 5 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated 2 years ago
- opensource crypto IP core☆30Nov 20, 2020Updated 5 years ago
- A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog☆11Dec 26, 2020Updated 5 years ago
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆23May 20, 2019Updated 6 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT) 的FPGA实现，基为2，有两个并行的蝶形单元☆19Sep 16, 2022Updated 3 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆11Jun 14, 2020Updated 5 years ago
- A basic implementation of the Small Primes Number-Theoretic Transform (NTT) multiplication algorithm.☆24Nov 4, 2017Updated 8 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆24Nov 10, 2024Updated last year
- 4096bit RSA project, with verilog code, python test code, etc☆47Oct 8, 2019Updated 6 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated 11 months ago
- ☆10Dec 30, 2022Updated 3 years ago
- A Python implementation of the authenticated encryption mode Galois/Counter Mode (GCM).☆46Aug 5, 2017Updated 8 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- ☆10Sep 7, 2023Updated 2 years ago
- AUT的 C++ 课程。课程的 homework 质量很高，每个 homework 相互独立结构简单，有完善的单元测试，非常适合用来学习 C++ 的编程。☆22Jun 14, 2024Updated last year
- Control a MIPI Camera over I2C☆22Jun 21, 2020Updated 5 years ago
- An Accelerator for Convolution layer designed with Vivado HLS.☆10Dec 4, 2020Updated 5 years ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- MulApprox - A comprehensive library of state-of-the-art approximate multipliers☆33Jun 27, 2021Updated 4 years ago
- Sparse MerkleTree implementation in Rust☆19Oct 16, 2019Updated 6 years ago
- Implementation of the PCIe physical layer☆61Jul 11, 2025Updated 8 months ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆57Mar 11, 2018Updated 8 years ago
- ☆17Nov 19, 2023Updated 2 years ago
- mRNA☆26Mar 16, 2021Updated 5 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Jan 23, 2020Updated 6 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated 11 months ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago