Verilog Implementation of modular exponentiation using Montgomery multiplication
☆37Sep 25, 2014Updated 11 years ago
Alternatives and similar repositories for Modular-Exponentiation
Users that are interested in Modular-Exponentiation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 5 years ago
- Chisel module for performing Multi-Scalar Multiplication☆13Mar 25, 2022Updated 4 years ago
- Parametric NTT/INTT Hardware Generator☆83Apr 3, 2021Updated 5 years ago
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆26Nov 3, 2020Updated 5 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated 2 years ago
- opensource crypto IP core☆30Nov 20, 2020Updated 5 years ago
- VHDL implementation of RSA encryption/decryption using Montgomery modular multipliers☆24Apr 15, 2016Updated 10 years ago
- Hardcaml_zprize implements high performance, open source cryptographic solutions for large scale number theoretic transforms (NTT) and mu…☆63Jun 22, 2024Updated 2 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆47Oct 8, 2019Updated 6 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆19Sep 16, 2022Updated 3 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆12Jun 14, 2020Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 8 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- ☆10Dec 30, 2022Updated 3 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- ☆11Sep 7, 2023Updated 2 years ago
- Work related to vectorizing strategies for arbitrary FHE programs☆11Sep 5, 2025Updated 11 months ago
- This hacktober fest, the only stop you’ll need to make for ML, Web Dev and App Dev - see you there!☆22Nov 10, 2021Updated 4 years ago
- Control a MIPI Camera over I2C☆23Jun 21, 2020Updated 6 years ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- A Python implementation of the authenticated encryption mode Galois/Counter Mode (GCM).☆47Aug 5, 2017Updated 9 years ago
- An Accelerator for Convolution layer designed with Vivado HLS.☆10Dec 4, 2020Updated 5 years ago
- AUT的 C++ 课程。课程的 homework 质量很高，每个 homework 相互独立结构简单，有完善的单元测试，非常适合用来学习 C++ 的编程。☆23Jun 14, 2024Updated 2 years ago
- Sparse MerkleTree implementation in Rust☆19Oct 16, 2019Updated 6 years ago
- ☆18Nov 19, 2023Updated 2 years ago
- USB capture IP☆27Jun 6, 2020Updated 6 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆57Mar 11, 2018Updated 8 years ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- The code for Joint Neural Architecture Search and Quantization☆14Apr 10, 2019Updated 7 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated last year
- mRNA☆27Mar 16, 2021Updated 5 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 3 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 12 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆16Sep 24, 2020Updated 5 years ago