jevinskie / aes-over-pcie
A VHDL implementation of 128 bit AES encryption with a PCIe interface.
☆24Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for aes-over-pcie
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- Project X-Ray Database: XC7 Series☆63Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆78Updated 4 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Generic Logic Interfacing Project☆44Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆60Updated 2 weeks ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆42Updated last week
- cryptography ip-cores in vhdl / verilog☆40Updated 3 years ago
- A padring generator for ASICs☆22Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆36Updated 9 months ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- Wishbone controlled I2C controllers☆44Updated 8 months ago
- Extensible FPGA control platform☆54Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆30Updated last month
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆34Updated 3 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆28Updated this week
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- Small footprint and configurable JESD204B core☆40Updated last month
- Virtual development board for HDL design☆39Updated last year
- Generate symbols from HDL components/modules☆20Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated this week
- Specification of the Wishbone SoC Interconnect Architecture☆41Updated 2 years ago
- Spen's Official OpenOCD Mirror☆47Updated 8 months ago
- FuseSoC standard core library☆114Updated 3 weeks ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆62Updated this week
- PicoRV☆43Updated 4 years ago