jevinskie / aes-over-pcieLinks
A VHDL implementation of 128 bit AES encryption with a PCIe interface.
☆26Updated 8 years ago
Alternatives and similar repositories for aes-over-pcie
Users that are interested in aes-over-pcie are comparing it to the libraries listed below
Sorting:
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- ☆20Updated 2 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆26Updated 4 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆22Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆54Updated 2 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Spen's Official OpenOCD Mirror☆50Updated 2 months ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- USB Full Speed PHY☆44Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 4 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated this week
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 6 years ago
- Small footprint and configurable JESD204B core☆42Updated last week
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago