jevinskie / aes-over-pcieLinks
A VHDL implementation of 128 bit AES encryption with a PCIe interface.
☆26Updated 8 years ago
Alternatives and similar repositories for aes-over-pcie
Users that are interested in aes-over-pcie are comparing it to the libraries listed below
Sorting:
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- Spen's Official OpenOCD Mirror☆50Updated 4 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- VHDL PCIe Transceiver☆29Updated 5 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- Reusable Verilog 2005 components for FPGA designs☆45Updated 5 months ago
- Demo SoC for SiliconCompiler.☆59Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆95Updated last month
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆90Updated 6 years ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆86Updated 3 weeks ago
- SoftCPU/SoC engine-V☆54Updated 4 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- ☆79Updated last year
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆48Updated this week