jevinskie / aes-over-pcieLinks
A VHDL implementation of 128 bit AES encryption with a PCIe interface.
☆26Updated 8 years ago
Alternatives and similar repositories for aes-over-pcie
Users that are interested in aes-over-pcie are comparing it to the libraries listed below
Sorting:
- Reusable Verilog 2005 components for FPGA designs☆44Updated 4 months ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆20Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆30Updated 6 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated this week
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 3 months ago
- Small footprint and configurable Inter-Chip communication cores☆59Updated last month
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Python interface to FPGA interchange format☆41Updated 2 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆26Updated 5 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆28Updated 6 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago