jevinskie / aes-over-pcie
A VHDL implementation of 128 bit AES encryption with a PCIe interface.
☆24Updated 8 years ago
Alternatives and similar repositories for aes-over-pcie:
Users that are interested in aes-over-pcie are comparing it to the libraries listed below
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated this week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated last month
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- Generic Logic Interfacing Project☆45Updated 4 years ago
- Virtual development board for HDL design☆41Updated 2 years ago
- Fusesoc compatible rtl cores☆15Updated 2 years ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A padring generator for ASICs☆25Updated last year
- VHDL related news.☆25Updated this week
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆28Updated 6 years ago
- ☆33Updated 2 years ago
- SoftCPU/SoC engine-V☆54Updated last month
- VHDL dependency analyzer☆23Updated 5 years ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Extensible FPGA control platform☆59Updated last year
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 3 weeks ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- USB virtual model in C++ for Verilog☆29Updated 6 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 3 weeks ago
- USB Full Speed PHY☆42Updated 4 years ago