jevinskie / aes-over-pcieLinks
A VHDL implementation of 128 bit AES encryption with a PCIe interface.
☆26Updated 8 years ago
Alternatives and similar repositories for aes-over-pcie
Users that are interested in aes-over-pcie are comparing it to the libraries listed below
Sorting:
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- sample VCD files☆37Updated 3 weeks ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- Spen's Official OpenOCD Mirror☆50Updated 5 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆23Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 5 months ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Library of reusable VHDL components☆28Updated last year
- ☆20Updated 3 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 5 months ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆19Updated last month
- Specification of the Wishbone SoC Interconnect Architecture☆46Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago