jevinskie / aes-over-pcieLinks
A VHDL implementation of 128 bit AES encryption with a PCIe interface.
☆27Updated 9 years ago
Alternatives and similar repositories for aes-over-pcie
Users that are interested in aes-over-pcie are comparing it to the libraries listed below
Sorting:
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 5 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- An open-source VHDL library for FPGA design.☆32Updated 3 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Updated 7 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Wishbone interconnect utilities☆44Updated last month
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆22Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Spen's Official OpenOCD Mirror☆51Updated 10 months ago
- SoftCPU/SoC engine-V☆55Updated 10 months ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 5 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆72Updated 7 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Generic Logic Interfacing Project☆48Updated 5 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Updated last year
- ☆54Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- VHDL PCIe Transceiver☆32Updated 5 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- Wishbone controlled I2C controllers☆57Updated last year
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆32Updated 5 years ago