jevinskie / aes-over-pcieView external linksLinks
A VHDL implementation of 128 bit AES encryption with a PCIe interface.
☆27Jan 9, 2017Updated 9 years ago
Alternatives and similar repositories for aes-over-pcie
Users that are interested in aes-over-pcie are comparing it to the libraries listed below
Sorting:
- VHDL dependency analyzer☆24Mar 10, 2020Updated 5 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Jan 22, 2026Updated 3 weeks ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 4 months ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 11 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆63Nov 7, 2025Updated 3 months ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 5 years ago
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆42Nov 17, 2014Updated 11 years ago
- FPGA_PCIe_drivers☆16Sep 3, 2015Updated 10 years ago
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- PS/2 Keyboard IP written in VHDL for Xilinx FPGA☆17Jul 11, 2015Updated 10 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 4 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆20May 12, 2025Updated 9 months ago
- Python scripts that help generating custom Sigasi Project and Libary configuration files☆19Feb 27, 2024Updated last year
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆22Jun 6, 2021Updated 4 years ago
- What better way to learn VHDL, than to do some fractals?☆52Feb 20, 2021Updated 4 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- VHDL package for reading formatted data from comma-separated-values (CSV) files☆23Sep 10, 2013Updated 12 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆35Oct 15, 2025Updated 4 months ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆65Dec 5, 2025Updated 2 months ago
- David Canright's tiny AES S-boxes☆28Aug 18, 2014Updated 11 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Aug 20, 2022Updated 3 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆29Dec 1, 2016Updated 9 years ago
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆76Feb 9, 2026Updated last week
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Jul 11, 2024Updated last year
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆29Updated this week
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Feb 10, 2026Updated last week
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago