A VHDL implementation of 128 bit AES encryption with a PCIe interface.
☆27Jan 9, 2017Updated 9 years ago
Alternatives and similar repositories for aes-over-pcie
Users that are interested in aes-over-pcie are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL related news.☆27May 2, 2026Updated last week
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 2 months ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 11 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 7 months ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- FPGA_PCIe_drivers☆16Sep 3, 2015Updated 10 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated 3 months ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆65Nov 7, 2025Updated 6 months ago
- David Canright's tiny AES S-boxes☆29Aug 18, 2014Updated 11 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python scripts that help generating custom Sigasi Project and Libary configuration files☆18Feb 27, 2024Updated 2 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆20May 12, 2025Updated 11 months ago
- What better way to learn VHDL, than to do some fractals?☆54Feb 20, 2021Updated 5 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Apr 8, 2026Updated last month
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆42Nov 17, 2014Updated 11 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Nov 26, 2024Updated last year
- GUI for SymbiYosys☆17Oct 13, 2025Updated 6 months ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- PS/2 Keyboard IP written in VHDL for Xilinx FPGA☆17Jul 11, 2015Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆70Mar 2, 2026Updated 2 months ago
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆77May 1, 2026Updated last week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆30Dec 1, 2016Updated 9 years ago
- A simple node.js server for exposing a GraphQL API of movie data, backed by Neo4j.☆14Feb 5, 2018Updated 8 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆22Jun 6, 2021Updated 4 years ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆27Jun 28, 2021Updated 4 years ago