jevinskie / aes-over-pcie
A VHDL implementation of 128 bit AES encryption with a PCIe interface.
☆24Updated 8 years ago
Alternatives and similar repositories for aes-over-pcie
Users that are interested in aes-over-pcie are comparing it to the libraries listed below
Sorting:
- Generic Logic Interfacing Project☆46Updated 4 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆28Updated 6 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆54Updated 2 years ago
- Wishbone controlled I2C controllers☆49Updated 6 months ago
- Project X-Ray Database: XC7 Series☆67Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated last month
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- Reusable Verilog 2005 components for FPGA designs☆43Updated 2 months ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- ☆20Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated this week
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆21Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated 3 weeks ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- Fusesoc compatible rtl cores☆15Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆26Updated 4 years ago
- An open-source VHDL library for FPGA design.☆31Updated 2 years ago