Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.
☆16Oct 16, 2018Updated 7 years ago
Alternatives and similar repositories for VerilogSHA256Miner
Users that are interested in VerilogSHA256Miner are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 8 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆24Oct 8, 2020Updated 5 years ago
- Verilog based FPGA Design of SHA256 Simulated on ModelSim☆24May 18, 2018Updated 8 years ago
- All Digital Phase-Locked Loop☆14May 22, 2023Updated 3 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simple IDE emulator library along with some simple tools and patches to use it☆16Aug 24, 2019Updated 6 years ago
- SpringBoot 各模块整合 - 入门项目，包含：atomikos, shiro, mybatis, mybatis-plus, jpa, jdbc-template, redis, mongodb, docker, jpa, admin, asynchronous, …☆12Jul 20, 2023Updated 3 years ago
- A bookmarklet and a web service for creating Bryton Rider routes with turn-by-turn indications☆11Sep 6, 2016Updated 9 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 5 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- MATLAB Implementation of a Digital PLL☆17Aug 15, 2016Updated 10 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- BLE button app on Android☆10Jul 4, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An Open Source FPGA GroestlCoin Miner☆10Feb 11, 2018Updated 8 years ago
- Recording and playing uncompressed audio using AVAudioEngine☆12Jul 10, 2022Updated 4 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- An open source FPGA miner for Blakecoin☆53Sep 22, 2014Updated 11 years ago
- Waveshare 4.2inch e-paper display libraries for Arduino, Raspberry Pi, STM32☆13Jul 7, 2018Updated 8 years ago
- Prototype for an in memory fuzzer☆13Aug 1, 2017Updated 9 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- Joker TV (USB) FPGA verilog/vhdl code☆16May 19, 2026Updated 2 months ago
- ☆15Feb 24, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A cicular buffer for streaming (holding audio/video frames, etc.), amongst other uses cases.☆10Dec 5, 2014Updated 11 years ago
- Uart transport + image processing + VGA display 基于FPGA的图像处理，包括Uart和VGA☆22Mar 10, 2020Updated 6 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- ☆19Aug 10, 2020Updated 6 years ago
- Official Cpp implementation of the Ambr protocol http://www.ambr.org/☆12Nov 20, 2018Updated 7 years ago
- ☆20Sep 16, 2021Updated 4 years ago
- Implementation of the PCIe physical layer☆64Jul 11, 2025Updated last year
- Hardware implementation of the SHA-256 cryptographic hash function☆387Dec 15, 2025Updated 8 months ago
- 6502 CPU in 4 small CPLDs☆28May 3, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- FPGA miner for OdoCrypt☆13Jul 25, 2019Updated 7 years ago
- Repository containing the basic peripheral drivers of nrf52832 SoC to get started☆16Sep 4, 2016Updated 9 years ago
- httpfs java client, read & write hdfs filesystem with the webhdfs REST HTTP API☆22Jun 7, 2014Updated 12 years ago
- open cv software isp study☆18Nov 9, 2020Updated 5 years ago
- Audio controller (I2S, SPDIF, DAC)☆101Sep 1, 2019Updated 6 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 14 years ago