Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.
☆16Oct 16, 2018Updated 7 years ago
Alternatives and similar repositories for VerilogSHA256Miner
Users that are interested in VerilogSHA256Miner are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- Library of generic verilog buildingblocks☆17Dec 25, 2025Updated 7 months ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 5 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆37Jun 30, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- BLE button app on Android☆10Jul 4, 2020Updated 6 years ago
- An Open Source FPGA GroestlCoin Miner☆10Feb 11, 2018Updated 8 years ago
- Recording and playing uncompressed audio using AVAudioEngine☆12Jul 10, 2022Updated 4 years ago
- An open source FPGA miner for Blakecoin☆53Sep 22, 2014Updated 11 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- ☆15Feb 24, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A cicular buffer for streaming (holding audio/video frames, etc.), amongst other uses cases.☆10Dec 5, 2014Updated 11 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- Official Cpp implementation of the Ambr protocol http://www.ambr.org/☆12Nov 20, 2018Updated 7 years ago
- Hardware implementation of the SHA-256 cryptographic hash function☆383Dec 15, 2025Updated 7 months ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆28Jan 6, 2023Updated 3 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆17Dec 9, 2018Updated 7 years ago
- Computer Graphics Metafile☆10Apr 12, 2021Updated 5 years ago
- Image Signal Processing Assignments☆16May 1, 2018Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 6502 CPU in 4 small CPLDs☆27May 3, 2022Updated 4 years ago
- FPGA miner for OdoCrypt☆13Jul 25, 2019Updated 7 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- The complete project for my tutorial on how to render a circle to the screen using Metal Shaders☆16Apr 22, 2020Updated 6 years ago
- Design a new OFDM synchronization algorithm, and implement it with both Matlab and Verilog.☆21Feb 8, 2017Updated 9 years ago
- open cv software isp study☆18Nov 9, 2020Updated 5 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 14 years ago
- A demo app for StoreKit Testing on Xcode 12☆16Aug 21, 2020Updated 5 years ago
- ☆11Sep 26, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆57Aug 12, 2017Updated 8 years ago
- CoreML image style transfer app for iOS with real-time filter preview and portrait mode☆21May 18, 2020Updated 6 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆14Jul 11, 2018Updated 8 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated 2 years ago
- Sample Service App for Bluetooth LE Scanner☆19Jul 1, 2017Updated 9 years ago
- 第一期安全编写指南，主要是为了提高小密圈会员群，红日小组单独成立一个项目，来提高小伙伴Python安全编写。主要涉及安全脚本开发、POC编写、安全扫描器编写。目前内容不敢涉及太多，由于小密圈基础不统一，所以我们从基础开始做起。如果你想学习，没有组织，没有团队，那么你可以加入…☆12Dec 5, 2017Updated 8 years ago