Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.
☆16Oct 16, 2018Updated 7 years ago
Alternatives and similar repositories for VerilogSHA256Miner
Users that are interested in VerilogSHA256Miner are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 8 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆24Oct 8, 2020Updated 5 years ago
- Verilog based FPGA Design of SHA256 Simulated on ModelSim☆24May 18, 2018Updated 8 years ago
- Library of generic verilog buildingblocks☆17Dec 25, 2025Updated 6 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- All Digital Phase-Locked Loop☆14May 22, 2023Updated 3 years ago
- Small example of using Metal in Swift☆11Jul 28, 2016Updated 9 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 5 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- MATLAB Implementation of a Digital PLL☆17Aug 15, 2016Updated 9 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- Implementation of the PCIe physical layer☆63Jul 11, 2025Updated 11 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An Open Source FPGA GroestlCoin Miner☆10Feb 11, 2018Updated 8 years ago
- Recording and playing uncompressed audio using AVAudioEngine☆12Jul 10, 2022Updated 3 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- An open source FPGA miner for Blakecoin☆53Sep 22, 2014Updated 11 years ago
- A cicular buffer for streaming (holding audio/video frames, etc.), amongst other uses cases.☆10Dec 5, 2014Updated 11 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- RFID tag and tester in Verilog☆42Apr 4, 2013Updated 13 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆28Jan 6, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆15May 3, 2012Updated 14 years ago
- Waveshare 4.2inch e-paper display libraries for Arduino, Raspberry Pi, STM32☆13Jul 7, 2018Updated 8 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- Computer Graphics Metafile☆10Apr 12, 2021Updated 5 years ago
- Image Signal Processing Assignments☆16May 1, 2018Updated 8 years ago
- 6502 CPU in 4 small CPLDs☆26May 3, 2022Updated 4 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- Repository containing the basic peripheral drivers of nrf52832 SoC to get started☆15Sep 4, 2016Updated 9 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆16Dec 9, 2018Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Design a new OFDM synchronization algorithm, and implement it with both Matlab and Verilog.☆20Feb 8, 2017Updated 9 years ago
- Sample of Drawing a View’s Contents with MetalKit framework 🎨☆21Aug 19, 2019Updated 6 years ago
- FPGA miner for OdoCrypt☆13Jul 25, 2019Updated 6 years ago
- Audio controller (I2S, SPDIF, DAC)☆101Sep 1, 2019Updated 6 years ago
- A demo app for StoreKit Testing on Xcode 12☆16Aug 21, 2020Updated 5 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆57Aug 12, 2017Updated 8 years ago
- ☆11Sep 26, 2020Updated 5 years ago