Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.
☆16Oct 16, 2018Updated 7 years ago
Alternatives and similar repositories for VerilogSHA256Miner
Users that are interested in VerilogSHA256Miner are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆24Oct 8, 2020Updated 5 years ago
- Verilog based FPGA Design of SHA256 Simulated on ModelSim☆24May 18, 2018Updated 8 years ago
- Library of generic verilog buildingblocks☆17Dec 25, 2025Updated 5 months ago
- All Digital Phase-Locked Loop☆14May 22, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- Small example of using Metal in Swift☆11Jul 28, 2016Updated 9 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 5 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- MATLAB Implementation of a Digital PLL☆17Aug 15, 2016Updated 9 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An Open Source FPGA GroestlCoin Miner☆10Feb 11, 2018Updated 8 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- An open source FPGA miner for Blakecoin☆53Sep 22, 2014Updated 11 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- RFID tag and tester in Verilog☆42Apr 4, 2013Updated 13 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 13 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆28Jan 6, 2023Updated 3 years ago
- Hardware implementation of the SHA-256 cryptographic hash function☆380Dec 15, 2025Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Computer Graphics Metafile☆10Apr 12, 2021Updated 5 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 5 years ago
- Image Signal Processing Assignments☆16May 1, 2018Updated 8 years ago
- Uart transport + image processing + VGA display 基于FPGA的图像处理，包括Uart和VGA☆22Mar 10, 2020Updated 6 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- Repository containing the basic peripheral drivers of nrf52832 SoC to get started☆15Sep 4, 2016Updated 9 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆16Dec 9, 2018Updated 7 years ago
- open cv software isp study☆18Nov 9, 2020Updated 5 years ago
- FPGA miner for OdoCrypt☆13Jul 25, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆57Aug 12, 2017Updated 8 years ago
- ☆11Sep 26, 2020Updated 5 years ago
- ☆12Nov 1, 2012Updated 13 years ago
- 基于树莓派OpenCV和PyQT的人脸识别项目☆24Jun 11, 2021Updated 5 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆14Jul 11, 2018Updated 7 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago