使用verilog编写sdram控制器
☆12Jun 22, 2019Updated 6 years ago
Alternatives and similar repositories for sdram_controller
Users that are interested in sdram_controller are comparing it to the libraries listed below
Sorting:
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Mar 26, 2017Updated 8 years ago
- ☆11May 31, 2016Updated 9 years ago
- ☆27May 11, 2021Updated 4 years ago
- System on Chip verified with UVM/OSVVM/FV☆32Jan 27, 2026Updated last month
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- ☆10Aug 15, 2019Updated 6 years ago
- 200W 铝基板加热台控制器，具备PID控制，PWM输出，卡尔曼滤波☆11Oct 30, 2022Updated 3 years ago
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 7 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- 苹果IOS手机群控系统 ·同步操作电商拼多多亚马逊等 ·支持任何软件平台,自带录制脚本 ·电脑复制文本粘贴至手机 ·一键批量给每台手机输入不同文字，更多功能请加微信：kingkong3600☆12Sep 30, 2025Updated 5 months ago
- 一个开源的基于stm32的磁悬浮项目☆15Nov 21, 2023Updated 2 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 8 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 8 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- Oblivious Memory Access under Fully Homomorphic Encryption☆13Aug 12, 2015Updated 10 years ago
- ☆14Jun 30, 2019Updated 6 years ago
- ☆10May 26, 2023Updated 2 years ago
- SECD machine and Lispkit Lisp compiler, in Python☆14Oct 25, 2017Updated 8 years ago
- Wireless Industrial Condition Monitoring solution☆14Jan 17, 2025Updated last year
- 一个小型操作系统的学习与实现☆10Feb 18, 2021Updated 5 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- ☆13Apr 1, 2017Updated 8 years ago
- Arduino sketch to control the servos of an RC ornithopter.☆14Apr 26, 2023Updated 2 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- ☆17Nov 25, 2017Updated 8 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- Framework patches for OpenPDroid permission management☆39Mar 8, 2014Updated 11 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago