yycho0108 / CompArchNeuralNetLinks
Final project for Computer Architecture FA16
☆20Updated 9 years ago
Alternatives and similar repositories for CompArchNeuralNet
Users that are interested in CompArchNeuralNet are comparing it to the libraries listed below
Sorting:
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- ☆40Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆41Updated 3 years ago
- A verilog implementation for Network-on-Chip☆81Updated 8 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆180Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆71Updated last year
- AXI DMA 32 / 64 bits☆124Updated 11 years ago
- Implementing Different Adder Structures in Verilog☆74Updated 6 years ago
- ☆70Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆99Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆55Updated 8 years ago
- round robin arbiter☆77Updated 11 years ago
- General Purpose AXI Direct Memory Access☆62Updated last year
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆28Updated last year