yycho0108 / CompArchNeuralNetLinks
Final project for Computer Architecture FA16
☆18Updated 8 years ago
Alternatives and similar repositories for CompArchNeuralNet
Users that are interested in CompArchNeuralNet are comparing it to the libraries listed below
Sorting:
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 4 years ago
- ☆34Updated 6 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- A collection of commonly asked RTL design interview questions☆31Updated 8 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆154Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 10 months ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- ☆18Updated 2 months ago
- ☆65Updated 6 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆12Updated 6 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- ☆16Updated last year
- UVM and System Verilog Manuals☆43Updated 6 years ago
- Architectural design of data router in verilog☆31Updated 5 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆23Updated 7 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆86Updated 6 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆33Updated 2 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆54Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Verilog implementation of Softmax function☆67Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆61Updated 2 years ago