Final project for Computer Architecture FA16
☆20Jan 5, 2017Updated 9 years ago
Alternatives and similar repositories for CompArchNeuralNet
Users that are interested in CompArchNeuralNet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Formal Verification of RISC V IM Processor☆12Mar 27, 2022Updated 4 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 4 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆33Sep 16, 2023Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Instruction decoder microbenchmark suite☆11Oct 31, 2017Updated 8 years ago
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 5 months ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago
- Digital IC design and vlsi notes☆15Jun 24, 2020Updated 6 years ago
- Design a Low-cost-AI-Accelerator based on Google's Tensor Processing Unit Version 1 in TSMC 16nm☆23Sep 27, 2026Updated last week
- DRSAN repository☆10Aug 1, 2022Updated 4 years ago
- tpu-systolic-array-weight-stationary☆26May 7, 2021Updated 5 years ago
- Repository with material used in the Adaptive Signal Processing course (PPgEE-UFCG).☆18Sep 24, 2026Updated 2 weeks ago
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆30Nov 21, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Verilog implementation of pipelined cpu☆13Feb 8, 2021Updated 5 years ago
- ☆21Aug 4, 2022Updated 4 years ago
- ☆25Mar 19, 2026Updated 6 months ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆40Aug 13, 2024Updated 2 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 6 years ago
- ☆16Nov 19, 2022Updated 3 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- CNN on Artix-7 FPGA to perform pattern detection from a pool of objects☆12Sep 12, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- ☆21Mar 26, 2017Updated 9 years ago
- ☆17Jul 21, 2017Updated 9 years ago
- ☆51Apr 26, 2024Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆37Jun 3, 2025Updated last year
- 📓 A LaTeX template for writing thesis report for RUET☆12Jan 7, 2016Updated 10 years ago
- Compression of images with JPEG algorithm using python and Huffman codes.☆10Apr 12, 2020Updated 6 years ago
- Super Resolution Convolutional Neural Network (SRCNN) for Python/Torch, Numpy and Avnet's ZedBoard☆21Feb 24, 2021Updated 5 years ago
- ☆21Aug 15, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆22Sep 11, 2026Updated 3 weeks ago
- This is the final project for the BP NN FPGA implementation☆11Jan 14, 2017Updated 9 years ago
- Numerical simulation platform to evaluate the performances of a 480 Gb/s optical coherent communication system using different advanced t…☆12Sep 2, 2020Updated 6 years ago
- 一个跨平台的flutter开发模板，使用流行的get来管理路由，使用getx来管理数据状态，并且配置了国际化支持。使用dio来管理网络请求， 使用shared_preferences实现本地临时数据存储，并且实现了全局loading效果，可以支持快速开发使用☆15Apr 19, 2024Updated 2 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆51Oct 21, 2016Updated 9 years ago