yycho0108 / CompArchNeuralNetLinks
Final project for Computer Architecture FA16
☆19Updated 8 years ago
Alternatives and similar repositories for CompArchNeuralNet
Users that are interested in CompArchNeuralNet are comparing it to the libraries listed below
Sorting:
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- ☆37Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆91Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- ☆59Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- ☆10Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆166Updated last year
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆65Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆40Updated 3 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- round robin arbiter☆75Updated 11 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆47Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆80Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆229Updated 2 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆43Updated 5 years ago
- IC Verification & SV Demo☆54Updated 4 years ago
- ☆64Updated 3 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- 3×3脉动阵列乘法器☆46Updated 6 years ago