Final project for Computer Architecture FA16
☆20Jan 5, 2017Updated 9 years ago
Alternatives and similar repositories for CompArchNeuralNet
Users that are interested in CompArchNeuralNet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 4 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆33Sep 16, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Instruction decoder microbenchmark suite☆11Oct 31, 2017Updated 8 years ago
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆21Apr 12, 2026Updated 5 months ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago
- Digital IC design and vlsi notes☆15Jun 24, 2020Updated 6 years ago
- Design a Low-cost-AI-Accelerator based on Google's Tensor Processing Unit Version 1 in TSMC 16nm☆23Sep 8, 2026Updated last week
- DRSAN repository☆10Aug 1, 2022Updated 4 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 5 years ago
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆30Nov 21, 2020Updated 5 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verilog implementation of pipelined cpu☆13Feb 8, 2021Updated 5 years ago
- ☆21Aug 4, 2022Updated 4 years ago
- ☆24Mar 19, 2026Updated 6 months ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated 2 years ago
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- ☆16Nov 19, 2022Updated 3 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- CNN on Artix-7 FPGA to perform pattern detection from a pool of objects☆12Sep 12, 2018Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- LiteX-based gateware for LimeSDR boards.☆22Updated this week
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- ☆17Jul 21, 2017Updated 9 years ago
- ☆50Apr 26, 2024Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆37Jun 3, 2025Updated last year
- 📓 A LaTeX template for writing thesis report for RUET☆12Jan 7, 2016Updated 10 years ago
- WebFinger server implementation☆16Dec 10, 2020Updated 5 years ago
- Compression of images with JPEG algorithm using python and Huffman codes.☆10Apr 12, 2020Updated 6 years ago
- ☆21Aug 15, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆19May 30, 2020Updated 6 years ago
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆22Sep 11, 2026Updated last week
- This Repository contains the Implementation of the AMBA APB4 Protocol with Verilog, featuring an APB master, APB slave with cache memory,…☆17Sep 5, 2024Updated 2 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆51Oct 21, 2016Updated 9 years ago
- SimEON: Simulator for Elastic Optical Networks☆11Mar 2, 2018Updated 8 years ago