uRV RISC-V core
☆19Sep 29, 2015Updated 10 years ago
Alternatives and similar repositories for urv-core
Users that are interested in urv-core are comparing it to the libraries listed below
Sorting:
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 9 years ago
- ☆12Mar 9, 2018Updated 7 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Aug 8, 2017Updated 8 years ago
- openOCD including OpenRISC with adv_debug_sys☆16Jan 27, 2014Updated 12 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆104Mar 4, 2017Updated 8 years ago
- Eclipse based IDE for RISC-V bare metal software development.☆20Nov 21, 2019Updated 6 years ago
- Porting OpenWrt to RISC-V - please check https://github.com/xfguo/riscv-openwrt-port for full instructions.☆54Nov 2, 2018Updated 7 years ago
- USBTMC DAC firmware for the stm32f4 discovery board☆25Oct 19, 2014Updated 11 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 2 years ago
- BtSR1 and BJX2 ISA / CPU Architecture☆28Feb 17, 2026Updated 2 weeks ago
- Linux kernel programming examples☆28Jan 19, 2015Updated 11 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Jul 17, 2020Updated 5 years ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Jul 10, 2016Updated 9 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- ☆30Oct 20, 2015Updated 10 years ago
- Synchronous Message Exchange☆11Feb 3, 2026Updated last month
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 2 years ago
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 12 years ago
- A new CASPER toolflow based on an HDL primitives library☆17Apr 11, 2012Updated 13 years ago
- USB HID host demo for STM32F4 Discovery : gcc + make☆12Jan 28, 2013Updated 13 years ago
- PCR-LAMP Diagnostic Device☆11Sep 2, 2020Updated 5 years ago
- LabVIEW control for BEC experiments☆12Aug 6, 2019Updated 6 years ago
- ☆89May 4, 2017Updated 8 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆372Jul 12, 2017Updated 8 years ago
- ☆12Jun 4, 2018Updated 7 years ago
- The DDR Test Firmware for LicheeTang20K.☆17Jun 20, 2023Updated 2 years ago
- This is a software reference code to implement the FPGA remote debug feature. User will compile the reference code into a user space appl…☆14Updated this week
- Arduino TestSuite to automate Arduino unit tests☆16Jun 10, 2014Updated 11 years ago
- EasyDrcom在OpenWRT上的移植版本☆10May 15, 2017Updated 8 years ago
- Interactive C Programming Self-Learning Course☆24Oct 6, 2025Updated 4 months ago
- Demo SoC☆10Oct 17, 2023Updated 2 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 4 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- ☆16Sep 12, 2025Updated 5 months ago
- mirror of https://git.elphel.com/Elphel/x393☆40Mar 16, 2023Updated 2 years ago