twlostow/urv-core external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

twlostow/urv-core

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/twlostow/urv-core)

Close

twlostow / urv-coreView on GitHubMore

• External links
• Readme badge

uRV RISC-V core

☆19Sep 29, 2015Updated 10 years ago

Alternatives and similar repositories for urv-core

Users that are interested in urv-core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• bwitherspoon / rv32cpu

  View on GitHub
  A RISC-V processor
  ☆15Dec 11, 2018Updated 7 years ago
• terpstra / opa

  View on GitHub
  Open Processor Architecture
  ☆26Apr 7, 2016Updated 9 years ago
• lmEshoo / sp-i586

  View on GitHub
  soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…
  ☆34Dec 11, 2016Updated 9 years ago
• rbarzic / ml-ahb-gen

  View on GitHub
  A Verilog AMBA AHB Multilayer interconnect generator
  ☆12Aug 8, 2017Updated 8 years ago
• rgwan / kamikaze

  View on GitHub
  Light-weight RISC-V RV32IMC microcontroller core.
  ☆104Mar 4, 2017Updated 9 years ago
• openrisc / openOCD

  View on GitHub
  openOCD including OpenRISC with adv_debug_sys
  ☆16Jan 27, 2014Updated 12 years ago
• Digilent / Genesys2

  View on GitHub
  ☆12Mar 9, 2018Updated 8 years ago
• fredrequin / JiVe

  View on GitHub
  Small micro-coded RISC-V softcore
  ☆15Nov 27, 2018Updated 7 years ago
• miet-mpsu-dsp / labs

  View on GitHub
  Лабораторные работы по ЦОС (python)
  ☆10Apr 28, 2025Updated 10 months ago
• rbarzic / nanorv32

  View on GitHub
  A small 32-bit implementation of the RISC-V architecture
  ☆32Jul 17, 2020Updated 5 years ago
• mballance / fwrisc-s

  View on GitHub
  ☆10Nov 8, 2019Updated 6 years ago
• karlp / discotmc

  View on GitHub
  USBTMC DAC firmware for the stm32f4 discovery board
  ☆25Oct 19, 2014Updated 11 years ago
• RISCV-on-Microsemi-FPGA / SoftConsole

  View on GitHub
  Eclipse based IDE for RISC-V bare metal software development.
  ☆20Nov 21, 2019Updated 6 years ago
• Elphel / x393

  View on GitHub
  mirror of https://git.elphel.com/Elphel/x393
  ☆40Mar 16, 2023Updated 3 years ago
• xfguo / riscv-openwrt

  View on GitHub
  Porting OpenWrt to RISC-V - please check https://github.com/xfguo/riscv-openwrt-port for full instructions.
  ☆54Nov 2, 2018Updated 7 years ago
• rsnikhil / RISCV_Piccolo_v1

  View on GitHub
  Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).
  ☆34Jul 10, 2016Updated 9 years ago
• MPSU / PCU-Verilog-labs

  View on GitHub
  Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"
  ☆12Sep 4, 2023Updated 2 years ago
• GSI-CS-CO / bel_projects

  View on GitHub
  GSI Timing Gateware and Tools
  ☆14Updated this week
• mithro / fx2-ftdi-emulation

  View on GitHub
  Firmware for the FX2 which emulates the FTDI serial chips (including MPSSE support).
  ☆17Aug 7, 2018Updated 7 years ago
• zhiyb / Nosumor

  View on GitHub
  Design a small USB keyboard
  ☆11Jun 26, 2021Updated 4 years ago
• CospanDesign / nysa-sata

  View on GitHub
  ☆89May 4, 2017Updated 8 years ago
• riscvarchive / riscv-poky

  View on GitHub
  Port of the Yocto Project to the RISC-V ISA
  ☆60Jan 10, 2019Updated 7 years ago
• rbkettlewell / trollstigen-fpga

  View on GitHub
  Open source fpga project leveraging vtr CAD flow.
  ☆26Mar 4, 2023Updated 3 years ago
• rust-analyzer / countme

  View on GitHub
  ☆18Mar 8, 2022Updated 4 years ago
• fffaraz / kernel

  View on GitHub
  Linux kernel programming examples
  ☆28Jan 19, 2015Updated 11 years ago
• kenreilly / clojure-example

  View on GitHub
  Example project - how to get started with Clojure
  ☆12Sep 15, 2019Updated 6 years ago
• rabbitproto / glowing-carrot

  View on GitHub
  ☆30Oct 20, 2015Updated 10 years ago
• m-labs / milkymist

  View on GitHub
  SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU
  ☆158Feb 18, 2014Updated 12 years ago
• kiyoto-y / usb_dac_stm32f4

  View on GitHub
  USB-DAC implementation for STM32F4 Discovery board
  ☆12Mar 1, 2020Updated 6 years ago
• tango-controls / tango-cs-docker

  View on GitHub
  Dockerfile for TANGO control system Automated Build.
  ☆10Feb 18, 2021Updated 5 years ago
• fshmidt / School21-Golang-Piscine

  View on GitHub
  Mad intensive course from Moscow campus of intra42
  ☆11Jul 3, 2022Updated 3 years ago
• ridecore / ridecore

  View on GitHub
  RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
  ☆372Jul 12, 2017Updated 8 years ago
• dnhkng / POCKET-LAMP

  View on GitHub
  PCR-LAMP Diagnostic Device
  ☆11Sep 2, 2020Updated 5 years ago
• cr88192 / bgbtech_btsr1arch

  View on GitHub
  BtSR1 and BJX2 ISA / CPU Architecture
  ☆28Mar 6, 2026Updated 2 weeks ago
• jimmyw / tang_nano_9k_neorv32

  View on GitHub
  ☆17Sep 12, 2025Updated 6 months ago
• microsoft / Elastic-Silicon-Interconnect

  View on GitHub
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆35Sep 30, 2020Updated 5 years ago
• MrBlueXav / USB_host_HID_demo

  View on GitHub
  USB HID host demo for STM32F4 Discovery : gcc + make
  ☆12Jan 28, 2013Updated 13 years ago
• ZenfoneArea / android_kernel_asus_zenfone5

  View on GitHub
  ☆14Nov 7, 2014Updated 11 years ago
• GROSSWEBER / git-some

  View on GitHub
  A little helper script to quickly generate git commits.
  ☆13Jun 9, 2020Updated 5 years ago