twlostow/urv-core external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

twlostow/urv-core

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/twlostow/urv-core)

Close

twlostow / urv-coreView on GitHubMore

• External links
• Readme badge

uRV RISC-V core

☆19Sep 29, 2015Updated 10 years ago

Alternatives and similar repositories for urv-core

Users that are interested in urv-core are comparing it to the libraries listed below

• bwitherspoon / rv32cpu

  View on GitHub
  A RISC-V processor
  ☆15Dec 11, 2018Updated 7 years ago
• terpstra / opa

  View on GitHub
  Open Processor Architecture
  ☆26Apr 7, 2016Updated 9 years ago
• Digilent / Genesys2

  View on GitHub
  ☆12Mar 9, 2018Updated 7 years ago
• rbarzic / ml-ahb-gen

  View on GitHub
  A Verilog AMBA AHB Multilayer interconnect generator
  ☆12Aug 8, 2017Updated 8 years ago
• openrisc / openOCD

  View on GitHub
  openOCD including OpenRISC with adv_debug_sys
  ☆16Jan 27, 2014Updated 12 years ago
• rgwan / kamikaze

  View on GitHub
  Light-weight RISC-V RV32IMC microcontroller core.
  ☆104Mar 4, 2017Updated 8 years ago
• RISCV-on-Microsemi-FPGA / SoftConsole

  View on GitHub
  Eclipse based IDE for RISC-V bare metal software development.
  ☆20Nov 21, 2019Updated 6 years ago
• xfguo / riscv-openwrt

  View on GitHub
  Porting OpenWrt to RISC-V - please check https://github.com/xfguo/riscv-openwrt-port for full instructions.
  ☆54Nov 2, 2018Updated 7 years ago
• karlp / discotmc

  View on GitHub
  USBTMC DAC firmware for the stm32f4 discovery board
  ☆25Oct 19, 2014Updated 11 years ago
• gagan405 / WallTree

  View on GitHub
  A VHDL code generator for wallace tree multiplier
  ☆10Apr 15, 2020Updated 5 years ago
• rbkettlewell / trollstigen-fpga

  View on GitHub
  Open source fpga project leveraging vtr CAD flow.
  ☆26Mar 4, 2023Updated 2 years ago
• cr88192 / bgbtech_btsr1arch

  View on GitHub
  BtSR1 and BJX2 ISA / CPU Architecture
  ☆28Feb 17, 2026Updated 2 weeks ago
• fffaraz / kernel

  View on GitHub
  Linux kernel programming examples
  ☆28Jan 19, 2015Updated 11 years ago
• rbarzic / nanorv32

  View on GitHub
  A small 32-bit implementation of the RISC-V architecture
  ☆32Jul 17, 2020Updated 5 years ago
• miet-mpsu-dsp / labs

  View on GitHub
  Лабораторные работы по ЦОС (python)
  ☆10Apr 28, 2025Updated 10 months ago
• rsnikhil / RISCV_Piccolo_v1

  View on GitHub
  Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).
  ☆34Jul 10, 2016Updated 9 years ago
• laforest / Octavo

  View on GitHub
  Verilog FPGA Parts Library. Old Octavo soft-CPU project.
  ☆76Apr 2, 2019Updated 6 years ago
• rabbitproto / glowing-carrot

  View on GitHub
  ☆30Oct 20, 2015Updated 10 years ago
• kenkendk / sme

  View on GitHub
  Synchronous Message Exchange
  ☆11Feb 3, 2026Updated last month
• radigast / awesome-functional-verification

  View on GitHub
  list of links to resources related to functional verification
  ☆12Sep 10, 2023Updated 2 years ago
• ska-sa / roach2_hardware

  View on GitHub
  ROACH2 hardware gerbers, layout and bom
  ☆11May 31, 2013Updated 12 years ago
• casper-astro / hdl_devel

  View on GitHub
  A new CASPER toolflow based on an HDL primitives library
  ☆17Apr 11, 2012Updated 13 years ago
• MrBlueXav / USB_host_HID_demo

  View on GitHub
  USB HID host demo for STM32F4 Discovery : gcc + make
  ☆12Jan 28, 2013Updated 13 years ago
• dnhkng / POCKET-LAMP

  View on GitHub
  PCR-LAMP Diagnostic Device
  ☆11Sep 2, 2020Updated 5 years ago
• JQIamo / SetList

  View on GitHub
  LabVIEW control for BEC experiments
  ☆12Aug 6, 2019Updated 6 years ago
• CospanDesign / nysa-sata

  View on GitHub
  ☆89May 4, 2017Updated 8 years ago
• ridecore / ridecore

  View on GitHub
  RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
  ☆372Jul 12, 2017Updated 8 years ago
• GENIVI / hmi-layout-gdp

  View on GitHub
  ☆12Jun 4, 2018Updated 7 years ago
• ZiyangYE / LicheeTang20K_DDR_Test

  View on GitHub
  The DDR Test Firmware for LicheeTang20K.
  ☆17Jun 20, 2023Updated 2 years ago
• altera-fpga / remote-debug-for-intel-fpga

  View on GitHub
  This is a software reference code to implement the FPGA remote debug feature. User will compile the reference code into a user space appl…
  ☆14Updated this week
• jeroendoggen / Arduino-TestSuite

  View on GitHub
  Arduino TestSuite to automate Arduino unit tests
  ☆16Jun 10, 2014Updated 11 years ago
• presisco / EasyDrcom-OpenWRT

  View on GitHub
  EasyDrcom在OpenWRT上的移植版本
  ☆10May 15, 2017Updated 8 years ago
• gfazzz / moonlight-course

  View on GitHub
  Interactive C Programming Self-Learning Course
  ☆24Oct 6, 2025Updated 4 months ago
• NotCamelCase / Accellant

  View on GitHub
  Demo SoC
  ☆10Oct 17, 2023Updated 2 years ago
• pulp-platform / apb_timer

  View on GitHub
  APB Timer Unit
  ☆13Oct 30, 2025Updated 4 months ago
• klasnordmark / openlane-examples

  View on GitHub
  Examples from the Openlane repository, adapted as Fusesoc cores
  ☆12May 18, 2021Updated 4 years ago
• linuxbest / ahci_mpi

  View on GitHub
  an sata controller using smallest resource.
  ☆17Feb 5, 2014Updated 12 years ago
• jimmyw / tang_nano_9k_neorv32

  View on GitHub
  ☆16Sep 12, 2025Updated 5 months ago
• Elphel / x393

  View on GitHub
  mirror of https://git.elphel.com/Elphel/x393
  ☆40Mar 16, 2023Updated 2 years ago