uRV RISC-V core
☆19Sep 29, 2015Updated 10 years ago
Alternatives and similar repositories for urv-core
Users that are interested in urv-core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- openOCD including OpenRISC with adv_debug_sys☆16Jan 27, 2014Updated 12 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆104Mar 4, 2017Updated 9 years ago
- ☆13Mar 9, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Small micro-coded RISC-V softcore☆16Nov 27, 2018Updated 7 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆77Apr 2, 2019Updated 7 years ago
- USBTMC DAC firmware for the stm32f4 discovery board☆27Oct 19, 2014Updated 11 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆32Dec 5, 2024Updated last year
- A small 32-bit implementation of the RISC-V architecture☆34Aug 21, 2026Updated last month
- Eclipse based IDE for RISC-V bare metal software development.☆20Nov 21, 2019Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/x393☆41Mar 16, 2023Updated 3 years ago
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 3 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆36Jul 10, 2016Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Firmware for the FX2 which emulates the FTDI serial chips (including MPSSE support).☆19Aug 7, 2018Updated 8 years ago
- Design a small USB keyboard☆11Jun 26, 2021Updated 5 years ago
- ☆94May 4, 2017Updated 9 years ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 3 years ago
- Port of the Yocto Project to the RISC-V ISA☆60Jan 10, 2019Updated 7 years ago
- GSI Timing Gateware and Tools☆14Updated this week
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- Example project - how to get started with Clojure☆12Sep 15, 2019Updated 7 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- USB-DAC implementation for STM32F4 Discovery board☆12Mar 1, 2020Updated 6 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 6 years ago
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- PCR-LAMP Diagnostic Device☆11Sep 2, 2020Updated 6 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆384Jul 12, 2017Updated 9 years ago
- A little helper script to quickly generate git commits.☆12Jun 9, 2020Updated 6 years ago
- Репозиторий канала Verification For All☆15May 27, 2026Updated 3 months ago
- Mad intensive course from Moscow campus of intra42☆11Jul 3, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 5 years ago
- USB HID host demo for STM32F4 Discovery : gcc + make☆12Jan 28, 2013Updated 13 years ago
- ☆14Nov 7, 2014Updated 11 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- UVM-SystemC reference implementation☆22Aug 26, 2026Updated 3 weeks ago
- AES☆16Oct 4, 2022Updated 3 years ago
- ☆12Oct 17, 2024Updated last year