Alternatives and similar repositories for Forvis_RISCV-ISA-Spec

Users that are interested in Forvis_RISCV-ISA-Spec are comparing it to the libraries listed below

• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆170Updated 2 years ago
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆61Updated last month
• blarney-lang / blarney
  Haskell library for hardware description
  ☆104Updated 3 weeks ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆158Updated 2 months ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆126Updated 3 years ago
• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆53Updated 7 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆27Updated 4 months ago
• mit-plv / riscv-coq
  RISC-V Specification in Coq
  ☆116Updated last week
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆75Updated 5 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆160Updated 3 months ago
• philzook58 / nand2coq
  Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).
  ☆57Updated 3 years ago
• braibant / Synthesis
  ☆21Updated 10 years ago
• ku-fpg / kansas-lava
  Kansas Lava
  ☆49Updated 5 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated 2 months ago
• haflang / heron
  A special-purpose processor for pure, non-strict functional languages
  ☆30Updated 8 months ago
• christiaanb / contranomy
  ☆30Updated 4 years ago
• bittide / bittide-hardware
  ☆21Updated this week
• rsnikhil / ICFP2020_Bluespec_Tutorial
  Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
  ☆73Updated 2 years ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆55Updated 4 years ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated this week
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆93Updated last week
• mit-plv / rupicola
  Gallina to Bedrock2 compilation toolkit
  ☆59Updated this week
• clash-lang / clash-starters
  Projects to get started with Clash
  ☆30Updated 2 weeks ago
• sweirich / tal
  An implementation of Typed Assembly Language (Morrisett, Walker, Crary, Glew)
  ☆149Updated 3 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated last week
• mit-plv / bedrock
  Coq library for verified low-level programming
  ☆60Updated 8 years ago
• adamwalker / clash-utils
  A collection of reusable Clash designs/examples
  ☆53Updated last year
• rsnikhil / RISCV_ISA_Formal_Spec_in_BSV
  A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)
  ☆20Updated 8 years ago
• AccelerateHS / accelerate-llvm
  LLVM backend for Accelerate
  ☆166Updated 2 weeks ago
• au-ts / cogent
  Cogent Project
  ☆166Updated 5 months ago