Alternatives and similar repositories for Forvis_RISCV-ISA-Spec

Users that are interested in Forvis_RISCV-ISA-Spec are comparing it to the libraries listed below

• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆165Updated last year
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆58Updated 2 months ago
• blarney-lang / blarney
  Haskell library for hardware description
  ☆103Updated 6 months ago
• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆53Updated 7 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆154Updated 7 months ago
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆73Updated 4 years ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆154Updated 8 months ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆26Updated last month
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆126Updated 3 years ago
• mit-plv / riscv-coq
  RISC-V Specification in Coq
  ☆114Updated 4 months ago
• rsnikhil / RISCV_ISA_Formal_Spec_in_BSV
  A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)
  ☆20Updated 7 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated last month
• rsnikhil / ICFP2020_Bluespec_Tutorial
  Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
  ☆73Updated 2 years ago
• braibant / Synthesis
  ☆21Updated 9 years ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆52Updated 4 years ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated 2 years ago
• philzook58 / nand2coq
  Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).
  ☆55Updated 3 years ago
• christiaanb / contranomy
  ☆29Updated 4 years ago
• bittide / bittide-hardware
  ☆19Updated this week
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆143Updated 10 months ago
• haflang / heron
  A special-purpose processor for pure, non-strict functional languages
  ☆28Updated 4 months ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆92Updated 11 months ago
• vegaluisjose / reticle-evaluation
  Reticle evaluation (PLDI 2021)
  ☆12Updated 4 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆59Updated last month
• BSVLang / Main
  Main page
  ☆126Updated 5 years ago
• ku-fpg / kansas-lava
  Kansas Lava
  ☆47Updated 5 years ago
• thoughtpolice / rv32-sail
  32-bit RISC-V Emulator
  ☆24Updated 6 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• adamwalker / clash-utils
  A collection of reusable Clash designs/examples
  ☆51Updated last year