Alternatives and similar repositories for Forvis_RISCV-ISA-Spec:

Users that are interested in Forvis_RISCV-ISA-Spec are comparing it to the libraries listed below

• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆161Updated last year
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆56Updated last year
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆124Updated 2 years ago
• blarney-lang / blarney
  Haskell library for hardware description
  ☆102Updated 3 months ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆149Updated 5 months ago
• mit-plv / riscv-coq
  RISC-V Specification in Coq
  ☆111Updated last month
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆73Updated 4 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆147Updated 5 months ago
• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆53Updated 6 years ago
• rsnikhil / ICFP2020_Bluespec_Tutorial
  Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
  ☆71Updated 2 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆57Updated this week
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆25Updated 4 months ago
• rsnikhil / RISCV_ISA_Formal_Spec_in_BSV
  A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)
  ☆20Updated 7 years ago
• philzook58 / nand2coq
  Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).
  ☆54Updated 3 years ago
• braibant / Synthesis
  ☆21Updated 9 years ago
• adamwalker / clash-utils
  A collection of reusable Clash designs/examples
  ☆49Updated last year
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆50Updated 4 years ago
• mit-plv / rupicola
  Gallina to Bedrock2 compilation toolkit
  ☆53Updated this week
• samuelgruetter / riscv-coq
  RISC-V Specification in Coq
  ☆12Updated 6 years ago
• christiaanb / contranomy
  ☆29Updated 4 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆58Updated last month
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆142Updated 7 months ago
• bittide / bittide-hardware
  ☆19Updated this week
• sweirich / tal
  An implementation of Typed Assembly Language (Morrisett, Walker, Crary, Glew)
  ☆146Updated 3 years ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆89Updated 8 months ago
• haflang / heron
  A special-purpose processor for pure, non-strict functional languages
  ☆28Updated 2 months ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆65Updated this week
• ku-fpg / kansas-lava
  Kansas Lava
  ☆46Updated 5 years ago
• UlfNorell / x86-agda
  Inline, type safe X86-64 assembly programming in Agda
  ☆68Updated 6 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆77Updated last month