maikmerten / riscv-tomthumbLinks
A small RISC-V RV32I core written in VHDL, intended as testbed for my personal VHDL learning
☆31Updated 7 years ago
Alternatives and similar repositories for riscv-tomthumb
Users that are interested in riscv-tomthumb are comparing it to the libraries listed below
Sorting:
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆30Updated 7 years ago
- CMod-S6 SoC☆43Updated 7 years ago
- OpenFPGA☆34Updated 7 years ago
- Yosys Plugins☆22Updated 6 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70Updated 3 years ago
- Generic Logic Interfacing Project☆48Updated 5 years ago
- A wishbone controlled scope for FPGA's☆85Updated last year
- A utility for Composing FPGA designs from Peripherals☆185Updated 11 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 2 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- Open PicoBlaze Assembler☆63Updated 2 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Updated 4 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 5 years ago
- a playground for xilinx zynq fpga experiments☆49Updated 7 years ago
- ☆63Updated 6 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆68Updated 7 years ago
- SoftCPU/SoC engine-V☆55Updated 8 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated last year
- Open Processor Architecture☆26Updated 9 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Spen's Official OpenOCD Mirror☆50Updated 9 months ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 7 years ago