maikmerten / riscv-tomthumbView external linksLinks
A small RISC-V RV32I core written in VHDL, intended as testbed for my personal VHDL learning
☆31May 22, 2018Updated 7 years ago
Alternatives and similar repositories for riscv-tomthumb
Users that are interested in riscv-tomthumb are comparing it to the libraries listed below
Sorting:
- ☆15Jan 9, 2026Updated last month
- ☆41Apr 4, 2021Updated 4 years ago
- Firmware for the MEGA65 DM65PIC☆10Jul 11, 2021Updated 4 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- ☆24Jan 12, 2016Updated 10 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 2 years ago
- Recreating an NES in verilog☆13Aug 29, 2024Updated last year
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆18Jan 3, 2019Updated 7 years ago
- A compact array with a large number of microphones and a flexible geometry.☆28Aug 13, 2021Updated 4 years ago
- A Pong game written in VHDL using a Xilinx Spartan 3 board. VGA + PS/2 Keyboard + Sound support.☆21Nov 7, 2015Updated 10 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 8 years ago
- C88 is Homebrew CPU that has a ram that is only 8x8 Bits in size. It'll fit on a papilio one 500k which has enough pins for all the switc…☆18Jun 1, 2021Updated 4 years ago
- ☆19Oct 28, 2024Updated last year
- a playground for xilinx zynq fpga experiments☆50Nov 19, 2018Updated 7 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆33Updated this week
- AXI MIPI CSI2 RX FPGA core and kernel driver☆19Jul 4, 2015Updated 10 years ago
- FPGA Tools and Library☆47May 1, 2023Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆27Jun 30, 2022Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- iFCN: Automated Design Platform for Molecular FCN Circuits☆14Dec 26, 2025Updated last month
- ☆20Jun 18, 2022Updated 3 years ago
- KiCad libraries for uncommon components: Nixie, VFD, early LED displays☆19Oct 9, 2023Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago
- Python library for interfacing with the MCP2210 USB-SPI interface.☆24Jul 27, 2020Updated 5 years ago
- RISC-V XBitmanip Extension☆25Mar 22, 2019Updated 6 years ago
- ☆26Jul 27, 2017Updated 8 years ago
- A time-predictable processor for mixed-criticality systems☆60Nov 7, 2024Updated last year
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 2 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 8 years ago
- ☆29May 6, 2024Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated last month
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- FPGA dev board based on Lattice iCE40 8k☆77Aug 3, 2020Updated 5 years ago
- Kernel mode to user mode dll injection.☆14Nov 10, 2024Updated last year
- Hoglet's version of the Acorn Atom FPGA, based on AlanD's original from stardot.org.uk☆36Feb 2, 2026Updated 2 weeks ago