A small RISC-V RV32I core written in VHDL, intended as testbed for my personal VHDL learning
☆31May 22, 2018Updated 8 years ago
Alternatives and similar repositories for riscv-tomthumb
Users that are interested in riscv-tomthumb are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17May 20, 2026Updated 3 months ago
- Firmware for the MEGA65 DM65PIC☆10Jul 11, 2021Updated 5 years ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆17Feb 20, 2020Updated 6 years ago
- A Pong game written in VHDL using a Xilinx Spartan 3 board. VGA + PS/2 Keyboard + Sound support.☆22Nov 7, 2015Updated 10 years ago
- ZX80/81 implementation for the Ulx3s☆12May 4, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆10Nov 6, 2018Updated 7 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆81Oct 1, 2022Updated 3 years ago
- ☆30Jul 27, 2017Updated 9 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆36Jul 10, 2016Updated 10 years ago
- Top level for the November shuttle☆13Nov 20, 2021Updated 4 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 3 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 9 years ago
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 6 years ago
- Python module to automatically compile UI and QRC files in PyQt5 to Python files☆12Jul 6, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- 8x8x8 Circles or Spheres drawn in OpenGL in Qt, based off the grabber example. See the pendulum repo, too.☆12Mar 4, 2015Updated 11 years ago
- The BYTE hands free interface☆10Oct 11, 2021Updated 4 years ago
- S/PDIF Library☆11Apr 13, 2026Updated 4 months ago
- An AMD am2901 4-bit ALU slice☆10Feb 14, 2023Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- UART to AXI Stream interface written in VHDL☆20Oct 20, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The sigrok project aims at creating a portable, cross-platform, Free/Libre/Open-Source logic analyzer software that supports various logi…☆21Aug 3, 2012Updated 14 years ago
- Development tools for Atari Jaguar 64☆10Jan 30, 2015Updated 11 years ago
- VHDL code examples for a digital design course☆25Jan 29, 2020Updated 6 years ago
- Recreating an NES in verilog☆13Aug 29, 2024Updated 2 years ago
- C88 is Homebrew CPU that has a ram that is only 8x8 Bits in size. It'll fit on a papilio one 500k which has enough pins for all the switc…☆18Jun 1, 2021Updated 5 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Hoglet's version of the Acorn Atom FPGA, based on AlanD's original from stardot.org.uk☆37Jul 17, 2026Updated last month
- VHDL implementation of an Atari 2600☆12Sep 26, 2017Updated 8 years ago
- ☆12Jan 10, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- AXI MIPI CSI2 RX FPGA core and kernel driver☆19Jul 4, 2015Updated 11 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 8 years ago
- A compact array with a large number of microphones and a flexible geometry.☆32Aug 13, 2021Updated 5 years ago
- Firmware for the Yamaha TX81Z☆15Oct 3, 2020Updated 5 years ago
- Python library for interfacing with the MCP2210 USB-SPI interface.☆24Jul 27, 2020Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆95Aug 10, 2018Updated 8 years ago
- verilog FPGA code for NeTV☆63May 7, 2012Updated 14 years ago