maikmerten / riscv-tomthumb
A small RISC-V RV32I core written in VHDL, intended as testbed for my personal VHDL learning
☆32Updated 6 years ago
Alternatives and similar repositories for riscv-tomthumb:
Users that are interested in riscv-tomthumb are comparing it to the libraries listed below
- SoftCPU/SoC engine-V☆54Updated last month
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- A wishbone controlled scope for FPGA's☆81Updated last year
- ☆63Updated 6 years ago
- ☆59Updated last year
- CMod-S6 SoC☆40Updated 7 years ago
- Extensible FPGA control platform☆59Updated 2 years ago
- Open Processor Architecture☆26Updated 9 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆63Updated 7 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 2 years ago
- Yosys Plugins☆21Updated 5 years ago
- Virtual JTAG UART for Altera Devices☆46Updated 10 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆80Updated 5 years ago
- Xilinx Unisim Library in Verilog☆76Updated 4 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- Spen's Official OpenOCD Mirror☆49Updated last month
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Wishbone <-> AXI converters☆14Updated 9 years ago
- Small footprint and configurable JESD204B core☆42Updated this week
- LatticeMico32 soft processor☆105Updated 10 years ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 3 months ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆119Updated 8 years ago
- Eclipse based IDE for RISC-V bare metal software development.☆18Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 9 months ago