maikmerten / riscv-tomthumb
A small RISC-V RV32I core written in VHDL, intended as testbed for my personal VHDL learning
☆32Updated 6 years ago
Alternatives and similar repositories for riscv-tomthumb:
Users that are interested in riscv-tomthumb are comparing it to the libraries listed below
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- USB Full Speed PHY☆39Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated last week
- ☆63Updated 6 years ago
- Open Processor Architecture☆26Updated 8 years ago
- CMod-S6 SoC☆37Updated 7 years ago
- Wishbone interconnect utilities☆38Updated 2 weeks ago
- Extensible FPGA control platform☆57Updated last year
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- A padring generator for ASICs☆25Updated last year
- TCP/IP controlled VPI JTAG Interface.☆63Updated last month
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 4 years ago
- LatticeMico32 soft processor☆104Updated 10 years ago
- A wishbone controlled scope for FPGA's☆75Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Project X-Ray Database: XC7 Series☆65Updated 3 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- Spen's Official OpenOCD Mirror☆48Updated 11 months ago
- ☆59Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- Yosys Plugins☆21Updated 5 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆34Updated 7 years ago
- Library of reusable VHDL components☆27Updated 11 months ago
- ☆37Updated 3 years ago
- Eclipse based IDE for RISC-V bare metal software development.☆18Updated 5 years ago
- Verilog wishbone components☆113Updated last year