rgwan / bapi-rv32i
A extremely size-optimized RV32I soft processor for FPGA.
☆27Updated 6 years ago
Alternatives and similar repositories for bapi-rv32i:
Users that are interested in bapi-rv32i are comparing it to the libraries listed below
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- Python module containing verilog files for rocket cpu (for use with LiteX).☆13Updated 3 months ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- USB 1.1 Device IP Core☆20Updated 7 years ago
- GDB server to debug CPU simulation waveform traces☆44Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated 3 weeks ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Small footprint and configurable SPI core☆41Updated 3 months ago
- Experiments with Yosys cxxrtl backend☆48Updated 3 months ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- A RISC-V processor☆13Updated 6 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 11 months ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- ☆33Updated 2 years ago
- CMod-S6 SoC☆40Updated 7 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆24Updated 3 years ago
- SD device emulator from ProjectVault☆16Updated 5 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- ☆17Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated 4 months ago
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago
- RISC-V GPGPU☆34Updated 5 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago