rgwan / bapi-rv32iLinks
A extremely size-optimized RV32I soft processor for FPGA.
☆28Updated 7 years ago
Alternatives and similar repositories for bapi-rv32i
Users that are interested in bapi-rv32i are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- A RISC-V processor☆15Updated 6 years ago
- ☆64Updated 6 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- Dual-issue RV64IM processor for fun & learning☆63Updated 2 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated 4 months ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- AGM bitstream utilities and decoded files from Supra☆43Updated last year
- Naive Educational RISC V processor☆85Updated 2 weeks ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆25Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Small footprint and configurable SPI core☆42Updated last month
- ☆33Updated 2 years ago
- SD device emulator from ProjectVault☆17Updated 5 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- HDMI core in Chisel HDL☆51Updated last year
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Misc open FPGA flow examples☆8Updated 5 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆32Updated 4 years ago
- DisplayPort IP-core☆71Updated last month
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago