rgwan / bapi-rv32iLinks
A extremely size-optimized RV32I soft processor for FPGA.
☆28Updated 7 years ago
Alternatives and similar repositories for bapi-rv32i
Users that are interested in bapi-rv32i are comparing it to the libraries listed below
Sorting:
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- PicoRV☆43Updated 5 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆122Updated 9 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Naive Educational RISC V processor☆89Updated last week
- A RISC-V processor☆15Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- A reimplementation of a tiny stack CPU☆85Updated last year
- Experiments with Yosys cxxrtl backend☆50Updated 9 months ago
- GDB server to debug CPU simulation waveform traces☆43Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆27Updated 3 years ago
- ☆63Updated 6 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 4 months ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 5 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- AGM bitstream utilities and decoded files from Supra☆44Updated 2 months ago
- HDMI core in Chisel HDL☆51Updated last year
- Benchmarks for Yosys development☆24Updated 5 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 7 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- A Verilog Synthesis Regression Test☆37Updated last year