A simple RISC-V core, described with Verilog
☆27Jun 1, 2013Updated 12 years ago
Alternatives and similar repositories for riscv-invicta
Users that are interested in riscv-invicta are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Mini RISC-V SOC☆12Nov 13, 2015Updated 10 years ago
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- ☆43May 3, 2026Updated 3 weeks ago
- An automatic place-and-route tool for Minecraft redstone circuits☆25Apr 1, 2016Updated 10 years ago
- Verilog implementation of a RISC-V core☆139Oct 11, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Light-weight RISC-V RV32IMC microcontroller core.☆104Mar 4, 2017Updated 9 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆35Jul 10, 2016Updated 9 years ago
- ☆33Jul 28, 2020Updated 5 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆15Feb 22, 2019Updated 7 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆22Jan 31, 2020Updated 6 years ago
- Alright folks, enjoy :)☆15Jan 14, 2021Updated 5 years ago
- Explore Rust Bare metal Programming☆12Jul 23, 2023Updated 2 years ago
- ☆65Dec 16, 2018Updated 7 years ago
- ☆10Dec 28, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Dolphin - a Deep Learning on MIC architecture Project.☆25Oct 30, 2014Updated 11 years ago
- Altera JTAG UART wrapper for Bluespec☆26Mar 27, 2014Updated 12 years ago
- ☆20Oct 28, 2024Updated last year
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- A REST API service for development and testing☆13Sep 24, 2022Updated 3 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆17Jul 7, 2018Updated 7 years ago
- ☆11Jan 25, 2023Updated 3 years ago
- A small 32-bit implementation of the RISC-V architecture☆33Apr 10, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- IP-core package generator for AXI4/Avalon☆23Nov 25, 2018Updated 7 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- Vstream - Video Analytics pipeline with Hardware based accelerations (dev - stage)☆10Feb 2, 2024Updated 2 years ago
- C version of PERSHING, a place-and-route tool for Minecraft Redstone circuits☆23Apr 8, 2018Updated 8 years ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- okl4 git for porting to realview_eb RTSM platform☆15Oct 17, 2012Updated 13 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆130Aug 28, 2019Updated 6 years ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Feb 22, 2026Updated 3 months ago
- RISC-V BSV Specification☆24Apr 28, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Box2D Lite C++ physics engine ported to pure GDScript☆12Aug 19, 2021Updated 4 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆35Dec 11, 2016Updated 9 years ago
- ☆11Dec 19, 2016Updated 9 years ago
- Webpage for https://github.com/floooh/v6502r☆11Mar 3, 2026Updated 2 months ago
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 11 years ago
- A uuid v5 generator for godot☆10Oct 26, 2023Updated 2 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago