Vivado board files for the Kintex 7 HPC V2 FPGA board.
☆25Jul 31, 2020Updated 5 years ago
Alternatives and similar repositories for kintex-7-hpc-v2-board-files
Users that are interested in kintex-7-hpc-v2-board-files are comparing it to the libraries listed below
Sorting:
- ☆21Feb 3, 2023Updated 3 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Feb 4, 2024Updated 2 years ago
- Xlinix Kintex 7 based PCIE development board☆35Sep 24, 2023Updated 2 years ago
- ☆11Jun 29, 2021Updated 4 years ago
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).☆11Nov 2, 2020Updated 5 years ago
- ☆52Oct 30, 2021Updated 4 years ago
- MBLANC: mini Board Lab and Companion☆11Jan 5, 2023Updated 3 years ago
- Learn and build GPU RTL from scratch☆18Aug 1, 2025Updated 7 months ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Sep 24, 2024Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Feb 22, 2024Updated 2 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- ☆42Jan 28, 2024Updated 2 years ago
- ☆45Jan 5, 2023Updated 3 years ago
- XTRX LiteX/LitePCIe based design for Julia Computing☆28Mar 11, 2024Updated last year
- ☆20May 8, 2025Updated 10 months ago
- ☆44Mar 12, 2025Updated 11 months ago
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC…☆18May 19, 2021Updated 4 years ago
- A Barrel design of RV32I☆22Jul 30, 2023Updated 2 years ago
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 3 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- ☆26Dec 12, 2022Updated 3 years ago
- BaseBoard design for QMTech Kintex 7 FPGA☆22Aug 24, 2022Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆52Mar 14, 2023Updated 2 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- ☆61Aug 30, 2021Updated 4 years ago
- Periodica is a Beautiful yet extremely useful and intuitive Periodic Table representation.☆11Jul 20, 2022Updated 3 years ago
- [ICCV 2021] Code release for "Sub-bit Neural Networks: Learning to Compress and Accelerate Binary Neural Networks"☆32Jul 24, 2022Updated 3 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Mar 13, 2025Updated 11 months ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆27Apr 11, 2022Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- A repository of information and source files for toolflow-supported hardware☆32Jul 15, 2022Updated 3 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆72Dec 11, 2023Updated 2 years ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆44Oct 25, 2021Updated 4 years ago
- Various examples for Chisel HDL☆30Mar 20, 2022Updated 3 years ago
- ACM TODAES Best Paper Award, 2022☆32Oct 24, 2023Updated 2 years ago