rriggs / kintex-7-hpc-v2-board-filesLinks
Vivado board files for the Kintex 7 HPC V2 FPGA board.
☆25Updated 5 years ago
Alternatives and similar repositories for kintex-7-hpc-v2-board-files
Users that are interested in kintex-7-hpc-v2-board-files are comparing it to the libraries listed below
Sorting:
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- ☆18Updated 4 years ago
- Projects published on controlpaths.com and hackster.io☆42Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 3 weeks ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Updated 9 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆106Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆69Updated 4 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- ☆45Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- VHDL PCIe Transceiver☆32Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Updated last year
- YPCB-00338-1P1 Hack☆75Updated last year
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆52Updated last week
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆81Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- Time to Digital Converter (TDC)☆36Updated 5 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆63Updated last month
- ☆21Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 9 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated 3 weeks ago
- Generic Logic Interfacing Project☆48Updated 5 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆32Updated 3 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year