rriggs / kintex-7-hpc-v2-board-files
Vivado board files for the Kintex 7 HPC V2 FPGA board.
☆26Updated 4 years ago
Alternatives and similar repositories for kintex-7-hpc-v2-board-files:
Users that are interested in kintex-7-hpc-v2-board-files are comparing it to the libraries listed below
- Extensible FPGA control platform☆57Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- IEEE P1735 decryptor for VHDL☆29Updated 9 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆46Updated last year
- Wishbone interconnect utilities☆38Updated 3 weeks ago
- ☆44Updated 2 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆42Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Bitstream relocation and manipulation tool.☆43Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 9 months ago
- Generic Logic Interfacing Project☆44Updated 4 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated last week
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- FPGA board-level debugging and reverse-engineering tool☆34Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- Hamming ECC Encoder and Decoder to protect memories☆29Updated last month
- USB Full Speed PHY☆41Updated 4 years ago
- ☆59Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- ☆17Updated 4 years ago
- UART models for cocotb☆26Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- ☆16Updated 3 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆52Updated 2 weeks ago
- ☆60Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆75Updated 10 months ago
- ☆20Updated 4 months ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆62Updated 8 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago