rriggs / kintex-7-hpc-v2-board-filesLinks
Vivado board files for the Kintex 7 HPC V2 FPGA board.
☆26Updated 4 years ago
Alternatives and similar repositories for kintex-7-hpc-v2-board-files
Users that are interested in kintex-7-hpc-v2-board-files are comparing it to the libraries listed below
Sorting:
- Extensible FPGA control platform☆62Updated 2 years ago
- ☆19Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- ☆18Updated 4 years ago
- ☆33Updated last year
- ☆45Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- ☆30Updated 8 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- Portable HyperRAM controller☆55Updated 6 months ago
- YPCB-00338-1P1 Hack☆51Updated 5 months ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆55Updated 3 weeks ago
- IEEE P1735 decryptor for VHDL☆32Updated 10 years ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- ☆37Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆48Updated 3 weeks ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- USB Full Speed PHY☆44Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Small footprint and configurable SPI core☆42Updated this week
- LiteX development baseboards arround the SQRL Acorn.☆66Updated 3 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆70Updated 9 months ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago