cbalint13 / m-blanc
MBLANC: mini Board Lab and Companion
☆10Updated 2 years ago
Alternatives and similar repositories for m-blanc:
Users that are interested in m-blanc are comparing it to the libraries listed below
- PCIe adapter for an FPGA accelerator for Open CloudServer☆22Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- a small simple slow serial FPGA core☆16Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago
- ☆17Updated 3 years ago
- Riegel Computer☆17Updated last year
- LiteX development baseboards arround the SQRL Acorn.☆57Updated 9 months ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated 3 weeks ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- KiCad RF Stuff☆14Updated 3 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆14Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- ☆23Updated 4 years ago
- EVEREST: e-Versatile Research Stick for peoples☆35Updated last year
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated 11 months ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- ☆22Updated 2 years ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 8 months ago
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆21Updated 5 months ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆25Updated 2 years ago
- CRUVI Standard Specifications☆17Updated 8 months ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Löwe FPGA Board☆12Updated last year
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago