☆45Mar 12, 2025Updated last year
Alternatives and similar repositories for lambdasoc
Users that are interested in lambdasoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- System on Chip toolkit for Amaranth HDL☆103May 23, 2026Updated 3 months ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- 妖刀夢渡☆64Apr 2, 2019Updated 7 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆43Mar 14, 2019Updated 7 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 5 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- nMigen support for Xilinx Zynq devices☆17Nov 5, 2022Updated 3 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- This repository contains icebreaker examples for migen.☆12May 24, 2026Updated 3 months ago
- A voltage source imitating the behaviour of a battery☆16Jun 24, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A 32-bit RISC-V soft processor☆327Jan 26, 2026Updated 7 months ago
- Experiments with Yosys cxxrtl backend☆49Jan 16, 2025Updated last year
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- A tutorial for using nmigen☆314Mar 17, 2021Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- ☆64Jul 21, 2020Updated 6 years ago
- assorted library of utility cores for amaranth HDL☆105Sep 17, 2024Updated last year
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- Graded exercises for nMigen (WIP)☆56Dec 25, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆103May 16, 2023Updated 3 years ago
- Low-cost (or free) programmer for TinyFPGA A-Series boards☆41May 30, 2022Updated 4 years ago
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- an experimental SDR platform☆44Feb 8, 2023Updated 3 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 6 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- FPGA USB stack written in LiteX☆136Jun 5, 2022Updated 4 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Industry standard I/O for Amaranth HDL☆32Jan 27, 2026Updated 7 months ago
- Low-cost ECP5 FPGA development board☆81Sep 1, 2020Updated 6 years ago
- Amaranth HDL framework for monitoring, hacking, and developing USB devices☆1,134Aug 19, 2026Updated 2 weeks ago
- Smol 2-stage RISC-V processor in nMigen☆27May 6, 2021Updated 5 years ago
- Yet Another Debug Transport☆30Jul 4, 2026Updated last month
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆46May 25, 2025Updated last year