lambdaconcept / lambdasoc
☆44Updated last week
Alternatives and similar repositories for lambdasoc:
Users that are interested in lambdasoc are comparing it to the libraries listed below
- I want to learn [n]Migen.☆40Updated 5 years ago
- Small footprint and configurable SPI core☆41Updated 2 months ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 3 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- My pergola FPGA projects☆30Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- ☆41Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- verilog core for ws2812 leds☆32Updated 3 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated 2 months ago
- ☆45Updated 2 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- 妖刀夢渡☆59Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated 10 months ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 6 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- sump3 logic analyzer☆19Updated 3 months ago
- USB Full-Speed core written in migen/LiteX☆41Updated 6 years ago
- Yet Another Debug Transport☆20Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- Utilities for working with a Wishbone bus in an embedded device☆41Updated last year
- Small footprint and configurable Inter-Chip communication cores☆55Updated 3 weeks ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆67Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago