lambdaconcept / lambdasoc
☆42Updated 5 months ago
Related projects: ⓘ
- I want to learn [n]Migen.☆39Updated 4 years ago
- Small footprint and configurable SPI core☆38Updated this week
- A configurable USB 2.0 device core☆30Updated 4 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- CRUVI Standard Specifications☆17Updated 4 months ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆36Updated 3 years ago
- ice40 USB Analyzer☆57Updated 4 years ago
- Simplified environment for litex☆13Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆37Updated 4 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated 10 months ago
- ☆13Updated this week
- Low-cost ECP5 FPGA development board☆75Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆36Updated last year
- Yet Another Debug Transport☆18Updated 2 years ago
- ☆42Updated last year
- USB Full-Speed core written in migen/LiteX☆41Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆39Updated 5 months ago
- verilog core for ws2812 leds☆29Updated 2 years ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆74Updated 10 months ago
- 妖刀夢渡☆55Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- PCB for ULX4M FPGA R&D board☆47Updated 3 weeks ago
- DVI video out example for prjtrellis☆16Updated 5 years ago
- PMOD boards for ULX3S☆39Updated last year
- Set up your GitHub Actions workflow with a OSS CAD Suite☆14Updated 5 months ago