TommyE79 / SITLINV-FPGA_Board
Xlinix Kintex 7 based PCIE development board
☆24Updated last year
Alternatives and similar repositories for SITLINV-FPGA_Board
Users that are interested in SITLINV-FPGA_Board are comparing it to the libraries listed below
Sorting:
- FPGA board-level debugging and reverse-engineering tool☆37Updated 2 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆29Updated 2 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆45Updated 3 years ago
- Collection of projects for various FPGA development boards☆44Updated last year
- ☆45Updated 2 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Drawio => VHDL and Verilog☆55Updated last year
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated last month
- Soft-microcontroller implementation of an ARM Cortex-M0☆25Updated 6 years ago
- Demo projects for various Kintex FPGA boards☆56Updated 3 weeks ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Small footprint and configurable SPI core☆41Updated 3 weeks ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆64Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆26Updated 5 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆29Updated last year
- Extensible FPGA control platform☆60Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆44Updated last year
- ☆41Updated last year
- ☆17Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- ☆19Updated 2 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last week
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆21Updated last year
- ☆37Updated 3 years ago