TommyE79 / SITLINV-FPGA_BoardLinks
Xlinix Kintex 7 based PCIE development board
☆28Updated last year
Alternatives and similar repositories for SITLINV-FPGA_Board
Users that are interested in SITLINV-FPGA_Board are comparing it to the libraries listed below
Sorting:
- A basic Soft(Gate)ware Defined Radio architecture☆91Updated last year
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- VHDL PCIe Transceiver☆29Updated 5 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated last month
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆109Updated 8 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆26Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated last week
- Drawio => VHDL and Verilog☆56Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- ☆39Updated 3 years ago
- ☆45Updated 2 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆116Updated 4 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆69Updated 7 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆94Updated 10 months ago
- YPCB-00338-1P1 Hack☆57Updated 7 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆63Updated 3 weeks ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆68Updated 3 years ago
- Digital FM Radio Receiver for FPGA☆61Updated 9 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 4 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- Triple Modular Redundancy☆27Updated 5 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated 2 weeks ago
- Small footprint and configurable JESD204B core☆45Updated 2 months ago