TommyE79 / SITLINV-FPGA_BoardLinks
Xlinix Kintex 7 based PCIE development board
☆32Updated 2 years ago
Alternatives and similar repositories for SITLINV-FPGA_Board
Users that are interested in SITLINV-FPGA_Board are comparing it to the libraries listed below
Sorting:
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆110Updated 9 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆121Updated 4 years ago
- VHDL PCIe Transceiver☆31Updated 5 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 7 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 3 weeks ago
- A basic Soft(Gate)ware Defined Radio architecture☆97Updated last year
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- I2C Master Verilog module☆34Updated 4 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆44Updated 4 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- ☆39Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆25Updated 5 years ago
- general-cores☆21Updated 3 months ago
- Time to Digital Converter (TDC)☆34Updated 4 years ago
- Triple Modular Redundancy☆27Updated 6 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- ☆16Updated 3 years ago
- ☆45Updated 2 years ago
- Small footprint and configurable JESD204B core☆47Updated last week
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- ☆21Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Drawio => VHDL and Verilog☆61Updated 2 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆69Updated 8 years ago