enjoy-digital / xtrx_juliaLinks
XTRX LiteX/LitePCIe based design for Julia Computing
☆27Updated last year
Alternatives and similar repositories for xtrx_julia
Users that are interested in xtrx_julia are comparing it to the libraries listed below
Sorting:
- Change part number or package in a Xilinx 7-series FPGA bitstream☆42Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- ☆20Updated 3 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 8 months ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Updated 5 years ago
- ☆44Updated 9 months ago
- PicoRV☆43Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆46Updated this week
- I want to learn [n]Migen.☆42Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Nitro USB FPGA core☆85Updated last year
- ☆22Updated 3 years ago
- ☆45Updated 2 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- Miscellaneous ULX3S examples (advanced)☆81Updated 5 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- Small footprint and configurable SPI core☆46Updated last month
- VexRiscv-SMP integration test with LiteX.☆26Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆53Updated 2 weeks ago