enjoy-digital / xtrx_juliaLinks
XTRX LiteX/LitePCIe based design for Julia Computing
☆28Updated last year
Alternatives and similar repositories for xtrx_julia
Users that are interested in xtrx_julia are comparing it to the libraries listed below
Sorting:
- LiteX development baseboards arround the SQRL Acorn.☆73Updated 10 months ago
- FPGA board-level debugging and reverse-engineering tool☆39Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆31Updated last week
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- PicoRV☆43Updated 5 years ago
- Everything needed for ulx3s FPGA☆15Updated 5 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Updated 6 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Updated last year
- Change part number or package in a Xilinx 7-series FPGA bitstream☆43Updated 5 years ago
- Nitro USB FPGA core☆86Updated last year
- assorted library of utility cores for amaranth HDL☆100Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆33Updated 4 years ago
- ☆20Updated 3 years ago
- ☆22Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- I want to learn [n]Migen.☆44Updated 6 years ago
- an inverter drawn in magic with makefile to simulate☆27Updated 3 years ago
- An SDR for Raspberry Pi☆35Updated 5 years ago
- Small footprint and configurable SPI core☆46Updated 2 weeks ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆54Updated 3 weeks ago
- Small footprint and configurable HyperBus core☆14Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 weeks ago
- ☆12Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆32Updated 3 years ago
- ☆44Updated 10 months ago