enjoy-digital / xtrx_julia
XTRX LiteX/LitePCIe based design for Julia Computing
☆26Updated 11 months ago
Alternatives and similar repositories for xtrx_julia:
Users that are interested in xtrx_julia are comparing it to the libraries listed below
- A configurable USB 2.0 device core☆30Updated 4 years ago
- ☆12Updated 3 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated last month
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆20Updated 5 years ago
- A padring generator for ASICs☆25Updated last year
- Small footprint and configurable Inter-Chip communication cores☆55Updated last month
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- ☆20Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 10 months ago
- I want to learn [n]Migen.☆40Updated 5 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆14Updated 3 years ago
- ☆15Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Small footprint and configurable SPI core☆41Updated last month
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆43Updated this week
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆12Updated 10 months ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- ☆43Updated 10 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆29Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated last week
- FPGA board-level debugging and reverse-engineering tool☆34Updated last year
- ☆39Updated last year
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- PicoRV☆44Updated 5 years ago
- CRUVI Standard Specifications☆17Updated 9 months ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Filter builder tool☆17Updated 2 years ago