enjoy-digital / xtrx_juliaLinks
XTRX LiteX/LitePCIe based design for Julia Computing
☆26Updated last year
Alternatives and similar repositories for xtrx_julia
Users that are interested in xtrx_julia are comparing it to the libraries listed below
Sorting:
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- ☆12Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- I want to learn [n]Migen.☆41Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆15Updated 3 years ago
- Small footprint and configurable HyperBus core☆12Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 4 months ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆30Updated 2 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆28Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated this week
- PicoRV☆44Updated 5 years ago
- Everything needed for ulx3s FPGA☆14Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆39Updated 4 years ago
- ☆41Updated 2 years ago
- CRUVI Standard Specifications☆19Updated last year
- Yosys Plugins☆21Updated 5 years ago
- Repository containing the DSP gateware cores☆13Updated 8 months ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago