enjoy-digital / xtrx_julia
XTRX LiteX/LitePCIe based design for Julia Computing
☆26Updated last year
Alternatives and similar repositories for xtrx_julia:
Users that are interested in xtrx_julia are comparing it to the libraries listed below
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆56Updated last month
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆20Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- ☆12Updated 3 years ago
- Small footprint and configurable SPI core☆41Updated 2 months ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 4 years ago
- ☆15Updated 2 years ago
- ☆20Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 11 months ago
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 3 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- PicoRV☆44Updated 5 years ago
- Everything needed for ulx3s FPGA☆14Updated 4 years ago
- A padring generator for ASICs☆25Updated last year
- ☆22Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆48Updated 2 months ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆37Updated 4 years ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 4 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- USB virtual model in C++ for Verilog☆29Updated 5 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Simplified environment for litex☆14Updated 4 years ago
- ☆45Updated 2 years ago