lowRISC/riscv-compliance external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

lowRISC/riscv-compliance

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/lowRISC/riscv-compliance)

Close

lowRISC / riscv-complianceView on GitHubMore

• External links
• Readme badge

TEMPORARY FORK of the riscv-compliance repository

☆32Mar 31, 2021Updated 4 years ago

Alternatives and similar repositories for riscv-compliance

Users that are interested in riscv-compliance are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• msyksphinz-self / riscv-vector-tests

  View on GitHub
  Original test vector of RISC-V Vector Extension
  ☆14Mar 23, 2021Updated 5 years ago
• rivosinc / hammer

  View on GitHub
  Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.
  ☆39Jan 19, 2026Updated 2 months ago
• ucb-bar / riscv-torture

  View on GitHub
  RISC-V Torture Test
  ☆214Jul 11, 2024Updated last year
• vsdip / vsdsram

  View on GitHub
  An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…
  ☆14Jul 22, 2020Updated 5 years ago
• OpenRigil / openrigil-rtl

  View on GitHub
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆20Nov 9, 2022Updated 3 years ago
• riscv / riscv-arch-test

  View on GitHub
  ☆660Updated this week
• openhwgroup / force-riscv

  View on GitHub
  Instruction Set Generator initially contributed by Futurewei
  ☆307Oct 17, 2023Updated 2 years ago
• riscv-software-src / riscv-tests

  View on GitHub
  ☆1,145Jan 22, 2026Updated 2 months ago
• immortal3 / KV-picoGPT

  View on GitHub
  An unnecessarily tiny and minimal implementation of GPT-2 in NumPy.
  ☆11Feb 12, 2023Updated 3 years ago
• micro-FPGA / riscv-contest-2018

  View on GitHub
  RISCV SoftCPU Contest 2018
  ☆14Nov 17, 2018Updated 7 years ago
• zlagpacan / LOROF

  View on GitHub
  Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU
  ☆15Feb 23, 2026Updated last month
• raysalemi / fpgasimulation

  View on GitHub
  Example files for the book FPGA SIMULATION
  ☆23Apr 6, 2017Updated 8 years ago
• riscv / riscv-test-env

  View on GitHub
  ☆51Jan 9, 2026Updated 2 months ago
• emwzq / example_uvm

  View on GitHub
  UVM实战随书源码
  ☆60Jan 22, 2019Updated 7 years ago
• yoshi-ki / RISC-V-core

  View on GitHub
  ☆15Jul 30, 2021Updated 4 years ago
• TinyTapeout / tt-gds-action

  View on GitHub
  Tiny Tapeout GDS Action (using OpenLane)
  ☆20Mar 16, 2026Updated last week
• chenweiphd / OpenEDA-ChipGPT-Hub

  View on GitHub
  ☆12Jun 22, 2023Updated 2 years ago
• hsa-ees / paranut

  View on GitHub
  The ParaNut Processor - Highly Parallel and More Than Just a CPU Core
  ☆37Jun 21, 2023Updated 2 years ago
• merledu / vaquita

  View on GitHub
  ☆18Oct 6, 2025Updated 5 months ago
• joeferner / stm32-rfid-clone

  View on GitHub
  STM32 RFID Reader / Writer
  ☆16May 24, 2014Updated 11 years ago
• semidynamics / fbDOOM-RISCV

  View on GitHub
  fbDOOM with RISC-V Vector optimizations
  ☆17Aug 30, 2023Updated 2 years ago
• riscv-verification / RVVI

  View on GitHub
  RISC-V Verification Interface
  ☆145Mar 6, 2026Updated 2 weeks ago
• nju-mips / noop-lo

  View on GitHub
  A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.
  ☆31Feb 10, 2020Updated 6 years ago
• emmanouil-komninos / jtag_vip_uvm

  View on GitHub
  ☆12Nov 11, 2015Updated 10 years ago
• chipsalliance / riscv-dv

  View on GitHub
  Random instruction generator for RISC-V processor verification
  ☆1,265Mar 5, 2026Updated 2 weeks ago
• rikeyone / mini-os

  View on GitHub
  This is a Mini OS based on Linux include kernel/rootfs and some essential libraries and daemons.
  ☆13May 12, 2024Updated last year
• OpenXiangShan / riscv-isa-sim

  View on GitHub
  Spike, a RISC-V ISA Simulator
  ☆10Jan 22, 2026Updated 2 months ago
• tenstorrent / whisper

  View on GitHub
  ☆81Mar 10, 2026Updated last week
• accellera-official / crave

  View on GitHub
  Constrained RAndom Verification Enviroment (CRAVE)
  ☆18Nov 23, 2023Updated 2 years ago
• jay16udani / ECE745_LC3_Verification

  View on GitHub
  North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog
  ☆11Jun 5, 2017Updated 8 years ago
• stnolting / neorv32-riscof

  View on GitHub
  ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.
  ☆39Feb 22, 2026Updated last month
• revyos / mkimg-th1520

  View on GitHub
  build system image for TH1520 boards
  ☆12Dec 25, 2025Updated 2 months ago
• santifs / ultrasonic-sensor

  View on GitHub
  Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.
  ☆12Dec 5, 2019Updated 6 years ago
• powderluv / bazel-bin

  View on GitHub
  ☆15Mar 15, 2020Updated 6 years ago
• chipsalliance / riscv-vector-tests

  View on GitHub
  Unit tests generator for RVV 1.0
  ☆103Nov 11, 2025Updated 4 months ago
• LvNA-system / EasyDiff-noop

  View on GitHub
  ☆10Nov 12, 2019Updated 6 years ago
• just4fun / react-native-smart-emoji-picker

  View on GitHub
  Smart emoji picker supports any custom memes you provide.
  ☆14Dec 3, 2018Updated 7 years ago
• pratikpv / alexnet

  View on GitHub
  Benchmarking execution time of AlexNet CNN on FPGA and GPU. Developed AlexNet in opencl.
  ☆11Oct 9, 2019Updated 6 years ago
• stm32duino / S2-LP

  View on GitHub
  Arduino library to support S2-LP sub-1GHz transceiver
  ☆15May 9, 2023Updated 2 years ago