GoogleCloudPlatform / eda-examplesLinks
Contains reference architecture scripts for running the OpenPiton regression using auto-scaling SLURM cluster.
☆24Updated last year
Alternatives and similar repositories for eda-examples
Users that are interested in eda-examples are comparing it to the libraries listed below
Sorting:
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- RTLCheck☆22Updated 6 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆85Updated this week
- Synthesisable SIMT-style RISC-V GPGPU☆40Updated last month
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- RISC-V vector extension ISA simulation☆16Updated 6 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 2 months ago
- ☆25Updated 4 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- Tutorial Material from the SST Team☆22Updated last month
- ☆22Updated 2 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- ☆13Updated 10 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆13Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- ☆15Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- A parallel and distributed simulator for thousand-core chips☆25Updated 7 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Simple UVM environment for experimenting with Verilator.☆23Updated 4 months ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆37Updated 5 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆25Updated 2 weeks ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- SmartNIC☆14Updated 6 years ago
- ☆20Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- ILA Model Database☆23Updated 4 years ago