GoogleCloudPlatform / eda-examples
Contains reference architecture scripts for running the OpenPiton regression using auto-scaling SLURM cluster.
☆22Updated 4 months ago
Related projects: ⓘ
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated last year
- ☆22Updated 3 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆26Updated 2 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆28Updated 6 months ago
- ☆23Updated 3 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆27Updated last week
- Memory consistency model checking and test generation library.☆13Updated 7 years ago
- Microprobe: Microbenchmark generation framework☆20Updated 2 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆17Updated this week
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆33Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆32Updated 2 years ago
- Basic Common Modules☆34Updated 3 months ago
- A Language for Closed-form High-level ARchitecture Modeling☆18Updated 4 years ago
- ☆12Updated 9 years ago
- RTLCheck☆17Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆33Updated last year
- ☆18Updated 3 years ago
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago
- Stencil with Optimized Dataflow Architecture☆15Updated 6 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆12Updated 2 months ago
- ☆14Updated 3 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆23Updated 7 months ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆31Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆66Updated 4 months ago
- A polyhedral compiler for hardware accelerators☆55Updated last month
- Fast TLB simulator for RISC-V systems☆13Updated 5 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆12Updated last month
- The PE for the second generation CGRA (garnet).☆16Updated 2 weeks ago
- ☆31Updated last month