GoogleCloudPlatform / eda-examplesLinks
Contains reference architecture scripts for running the OpenPiton regression using auto-scaling SLURM cluster.
☆24Updated last year
Alternatives and similar repositories for eda-examples
Users that are interested in eda-examples are comparing it to the libraries listed below
Sorting:
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- RTLCheck☆22Updated 7 years ago
- Tutorial Material from the SST Team☆23Updated 2 months ago
- ☆13Updated 10 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆26Updated last year
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆86Updated last week
- ☆15Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 3 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆50Updated this week
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆12Updated 4 years ago
- ☆33Updated 2 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- BSC Development Workstation (BDW)☆31Updated 11 months ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- A Hardware Pipeline Description Language☆47Updated 3 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated 6 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- ☆20Updated 5 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆41Updated 3 months ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- ILA Model Database☆23Updated 5 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- RISC-V BSV Specification☆21Updated 5 years ago
- Testing processors with Random Instruction Generation☆47Updated last month
- Falcon Merlin Compiler☆41Updated 5 years ago