Contains reference architecture scripts for running the OpenPiton regression using auto-scaling SLURM cluster.
☆25Feb 25, 2026Updated 3 weeks ago
Alternatives and similar repositories for eda-examples
Users that are interested in eda-examples are comparing it to the libraries listed below
Sorting:
- MPI Benchmark on AWS HPC cluster☆20Jan 31, 2020Updated 6 years ago
- ☆11Jul 1, 2025Updated 8 months ago
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆28Updated this week
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆22Jul 24, 2025Updated 7 months ago
- This repository contains sample code to help you extend your LSF cluster to the cloud. It provides fully functional examples of how to s…☆16Dec 17, 2025Updated 3 months ago
- The kitchen sink of scripts to aid sw developers☆13Feb 19, 2026Updated last month
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 2 years ago
- RTLMeter benchmark suite☆29Mar 12, 2026Updated last week
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 8 months ago
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆10Dec 9, 2023Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆23Jan 27, 2023Updated 3 years ago
- Python WSGI framework for developing matrix.org application-services☆10Oct 23, 2019Updated 6 years ago
- A Cycle-accurate Microarchitecture-level NAND Flash Memory System Simulation Framework☆28Mar 20, 2013Updated 13 years ago
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 11 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- An advanced automated reasoning tool for memory consistency model specifications.☆25Dec 6, 2021Updated 4 years ago
- A few utilities for use on a SLURM cluster☆44Updated this week
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆24Dec 27, 2022Updated 3 years ago
- ☆20Dec 29, 2014Updated 11 years ago
- Dynamic ControlFlow Graph and DataFlow Graph for Binary-based Optimization☆22Jul 5, 2017Updated 8 years ago
- ☆14Apr 29, 2024Updated last year
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Apr 29, 2021Updated 4 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- ☆11Jun 29, 2021Updated 4 years ago
- Implementation of NIPS2023: Unleashing the Full Potential of Product Quantization for Large-Scale Image Retrieva☆11Nov 12, 2024Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated last month
- Code for the paper "LLM Meets Bounded Model Checking: Neuro-symbolic Loop Invariant Inference" at ASE 2024☆29Sep 3, 2024Updated last year
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 2 months ago
- Basic Common Modules☆46Mar 11, 2026Updated last week
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆22Nov 12, 2020Updated 5 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- "Simulator" with instruction tracing and deterministic timing for x86 programs☆11Nov 17, 2022Updated 3 years ago