GoogleCloudPlatform / eda-examplesLinks
Contains reference architecture scripts for running the OpenPiton regression using auto-scaling SLURM cluster.
☆24Updated 2 weeks ago
Alternatives and similar repositories for eda-examples
Users that are interested in eda-examples are comparing it to the libraries listed below
Sorting:
- RTLCheck☆23Updated 7 years ago
- Memory consistency model checking and test generation library.☆15Updated 9 years ago
- Tutorial Material from the SST Team☆25Updated 4 months ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆27Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 6 months ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 2 months ago
- Synthesisable SIMT-style RISC-V GPGPU☆44Updated 5 months ago
- ☆27Updated 4 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆53Updated 3 weeks ago
- ☆14Updated 2 years ago
- ☆35Updated 2 years ago
- ☆14Updated 10 years ago
- ☆29Updated 8 years ago
- The Task Parallel System Composer (TaPaSCo)☆114Updated last month
- SmartNIC☆14Updated 7 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Updated 2 months ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- ILA Model Database☆24Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- RISC-V vector extension ISA simulation☆16Updated 6 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- ☆20Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Updated 5 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 2 months ago
- RISC-V SST CPU Component☆24Updated 3 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- Falcon Merlin Compiler☆41Updated 5 years ago