GoogleCloudPlatform / eda-examplesLinks
Contains reference architecture scripts for running the OpenPiton regression using auto-scaling SLURM cluster.
☆23Updated last year
Alternatives and similar repositories for eda-examples
Users that are interested in eda-examples are comparing it to the libraries listed below
Sorting:
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last week
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆82Updated 3 weeks ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- ☆25Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeli…☆21Updated last year
- Basic Common Modules☆39Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- GL0AM GPU Accelerated Gate Level Logic Simulator☆18Updated 2 weeks ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Updated last month
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆33Updated last week
- This repository provides supplementary material for our paper HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifi…☆20Updated last year
- ☆22Updated 2 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆34Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆33Updated last year
- ☆59Updated this week
- A SystemVerilog source file pickler.☆57Updated 8 months ago
- A Hardware Pipeline Description Language☆45Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 10 months ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- ☆15Updated 4 years ago
- The OpenPiton Platform☆29Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Microprobe: Microbenchmark generation framework☆21Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago