Alternatives and similar repositories for JumpStart:

Users that are interested in JumpStart are comparing it to the libraries listed below

• riscv-admin / security
  RISC-V Security HC admin repo
  ☆17Updated 2 months ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆30Updated this week
• ARM-software / tarmac-trace-utilities
  Tools for analyzing and browsing Tarmac instruction traces.
  ☆75Updated this week
• riscv-non-isa / tg-nexus-trace
  RISC-V Nexus Trace TG documentation and reference code
  ☆50Updated 2 months ago
• vherdt / riscv-vp
  RISC-V Virtual Prototype
  ☆41Updated 3 years ago
• riscvarchive / riscv-eabi-spec
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆27Updated 3 years ago
• zero-day-labs / riscv-aia
  AIA IP compliant with the RISC-V AIA spec
  ☆36Updated 2 months ago
• riscv-admin / trusted-computing
  ☆22Updated last year
• riscv / riscv-CMOs
  ☆85Updated 2 years ago
• quic / qbox
  Qbox
  ☆47Updated last week
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆110Updated last week
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 3 months ago
• zero-day-labs / riscv-iommu-demo
  RISC-V IOMMU Demo (Linux & Bao)
  ☆19Updated last year
• ved-rivos / iommu-rtl
  RISC-V IOMMU in verilog
  ☆17Updated 2 years ago
• polarfire-soc / hart-software-services
  PolarFire SoC hart software services
  ☆38Updated 4 months ago
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆85Updated this week
• antmicro / rowhammer-tester
  ☆60Updated last month
• ARM-software / bsa-acs
  Arm SystemReady : BSA Architecture Compliance Suite
  ☆23Updated this week
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆46Updated this week
• riscv-non-isa / riscv-semihosting
  ☆28Updated last month
• riscv-boom / riscv-coremark
  Setup scripts and files needed to compile CoreMark on RISC-V
  ☆65Updated 8 months ago
• riscv / riscv-aia
  ☆86Updated last week
• semidynamics / OpenVectorInterface
  Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit
  ☆35Updated 3 years ago
• chipsalliance / omnixtend
  OmniXtend cache coherence protocol
  ☆79Updated 4 years ago
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆53Updated last week
• nbdd0121 / TLBSim
  Fast TLB simulator for RISC-V systems
  ☆14Updated 5 years ago
• intel / pfr-wilson-city
  ☆24Updated 5 months ago
• riscvarchive / riscv-aclint
  ☆42Updated 3 years ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆37Updated last year
• litmus-tests / litmus-tests-riscv
  RISC-V architecture concurrency model litmus tests
  ☆75Updated last year