Alternatives and similar repositories for JumpStart:

Users that are interested in JumpStart are comparing it to the libraries listed below

• riscv-admin / security
  RISC-V Security HC admin repo
  ☆16Updated 2 months ago
• quic / qbox
  Qbox
  ☆46Updated last week
• riscv / riscv-CMOs
  ☆85Updated 2 years ago
• ARM-software / tarmac-trace-utilities
  Tools for analyzing and browsing Tarmac instruction traces.
  ☆75Updated 2 months ago
• zero-day-labs / riscv-aia
  AIA IP compliant with the RISC-V AIA spec
  ☆35Updated last month
• antmicro / rowhammer-tester
  ☆60Updated last month
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆105Updated this week
• ppeetteerrs / gem5-RISC-V-FS-Linux
  Repository containing the guide and code for booting RISC-V full system linux using gem5.
  ☆48Updated 3 years ago
• chipsalliance / omnixtend
  OmniXtend cache coherence protocol
  ☆78Updated 4 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆35Updated this week
• riscvarchive / riscv-aclint
  ☆42Updated 3 years ago
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆84Updated this week
• zero-day-labs / riscv-iommu-demo
  RISC-V IOMMU Demo (Linux & Bao)
  ☆19Updated last year
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆36Updated last year
• riscv-admin / trusted-computing
  ☆22Updated last year
• ved-rivos / iommu-rtl
  RISC-V IOMMU in verilog
  ☆17Updated 2 years ago
• riscv / riscv-aia
  ☆86Updated last week
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆30Updated this week
• riscvarchive / riscv-eabi-spec
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆27Updated 3 years ago
• vherdt / riscv-vp
  RISC-V Virtual Prototype
  ☆41Updated 3 years ago
• riscv-non-isa / tg-nexus-trace
  RISC-V Nexus Trace TG documentation and reference code
  ☆50Updated 2 months ago
• hex-five / multizone-fpga
  This repository contains the hardware design source files of the Hex Five X300 RISC-V SoC. The X300 is Hex Five's official reference HW p…
  ☆29Updated last year
• proteus-core / proteus
  The SpinalHDL design of the Proteus core, an extensible RISC-V core.
  ☆47Updated this week
• ARM-software / data
  Machine-readable data describing Arm architecture and implementations. Includes JSON descriptions of implemented PMU events.
  ☆47Updated last month
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆52Updated this week
• intel / pfr-wilson-city
  ☆24Updated 5 months ago
• VerticalResearchGroup / microbench
  Extremely Simple Microbenchmarks
  ☆32Updated 6 years ago
• josecm / rocket-chip
  Rocket Chip Generator
  ☆10Updated 3 years ago
• bring-your-own-core / byoc
  The OpenPiton Platform
  ☆28Updated last year
• riscvarchive / riscv-tee
  ☆38Updated 2 years ago