cwfletcher / oisaLinks
Data oblivious ISA prototyped on the RISC-V BOOM processor.
☆22Updated 3 years ago
Alternatives and similar repositories for oisa
Users that are interested in oisa are comparing it to the libraries listed below
Sorting:
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 4 months ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆21Updated 4 years ago
- Security Test Benchmark for Computer Architectures☆21Updated last month
- Microscope: Enabling Microarchitectural Replay Attacks☆20Updated 5 years ago
- ☆46Updated 6 years ago
- ☆35Updated 4 years ago
- HW interface for memory caches☆28Updated 5 years ago
- Code repository for Coppelia tool☆23Updated 5 years ago
- MIRAGE (USENIX Security 2021)☆14Updated 2 years ago
- ☆18Updated 3 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 6 years ago
- CleanupSpec (MICRO-2019)☆16Updated 5 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 4 years ago
- ☆13Updated 4 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆19Updated 2 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆29Updated 4 months ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆30Updated 7 months ago
- A port of the RIPE suite to RISC-V.☆29Updated 7 years ago
- ☆36Updated 6 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 3 years ago
- ☆87Updated 2 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆73Updated this week
- Shielded Enclaves for Cloud FPGAs☆15Updated 3 years ago
- ☆17Updated 4 months ago
- Medusa Repository: Transynther tool and Medusa Attack☆23Updated 5 years ago
- ☆15Updated 2 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆35Updated 2 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆24Updated last year