Data oblivious ISA prototyped on the RISC-V BOOM processor.
☆23Aug 22, 2022Updated 3 years ago
Alternatives and similar repositories for oisa
Users that are interested in oisa are comparing it to the libraries listed below
Sorting:
- ☆34Dec 14, 2025Updated 2 months ago
- Hardware-assisted Data-flow Isolation☆29Jan 28, 2018Updated 8 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Nov 6, 2019Updated 6 years ago
- CIPHERH: Automated Detection of Ciphertext Side-channel Vulnerabilities in Cryptographic Implementations☆13Dec 17, 2023Updated 2 years ago
- Code to evaluate XLATE attacks as well existing cache attacks.☆31Aug 17, 2018Updated 7 years ago
- Group administration repository for Tech: IOPMP Task Group☆13Dec 19, 2024Updated last year
- ☆14Dec 30, 2021Updated 4 years ago
- RISC-V Security HC admin repo☆18Jan 7, 2025Updated last year
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 8 months ago
- ☆17Oct 9, 2023Updated 2 years ago
- Tests for verifying compliance of RMM implementations☆21Sep 22, 2025Updated 5 months ago
- CleanupSpec (MICRO-2019)☆16Oct 22, 2020Updated 5 years ago
- Multi-variant execution (MVX) using hardware-assisted process virtualization (with Dune)☆18Aug 12, 2016Updated 9 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆49Apr 22, 2025Updated 10 months ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Oct 13, 2022Updated 3 years ago
- Microscope: Enabling Microarchitectural Replay Attacks☆20Jun 26, 2020Updated 5 years ago
- Security Test Benchmark for Computer Architectures☆21Sep 24, 2025Updated 5 months ago
- ☆29Mar 1, 2025Updated last year
- ☆23Jun 23, 2023Updated 2 years ago
- ☆25Jun 16, 2021Updated 4 years ago
- A flush-reload side channel attack implementation☆56Mar 26, 2022Updated 3 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆61Apr 27, 2020Updated 5 years ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆33Aug 30, 2023Updated 2 years ago
- Secure Aggregation for Federated Learning with Malicious Actors☆28Dec 6, 2022Updated 3 years ago
- world's worst interpreter☆67Apr 23, 2025Updated 10 months ago
- Constantine is a compiler-based system to automatically harden programs against microarchitectural side channels☆82Nov 3, 2025Updated 4 months ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated 2 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆31Oct 4, 2022Updated 3 years ago
- oo7, a binary analysis tool to defend against Spectre vulnerabilities☆34Oct 16, 2020Updated 5 years ago
- ☆26Nov 16, 2023Updated 2 years ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Feb 10, 2026Updated 3 weeks ago
- Proof-of-concept code for the SMoTherSpectre exploit.☆77Nov 12, 2019Updated 6 years ago
- ☆19Jan 14, 2026Updated last month
- Cryptoleq: A Heterogeneous Abstract Machine for Encrypted and Unencrypted Computation.☆31Aug 20, 2024Updated last year
- The OpenPiton Platform☆28May 22, 2023Updated 2 years ago
- MASCAB: a Micro-Architectural Side-Channel Attack Bibliography☆42Sep 7, 2018Updated 7 years ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆40Nov 29, 2025Updated 3 months ago
- ☆32Jul 11, 2022Updated 3 years ago
- LLVM Implementation of different ShadowStack schemes for x86_64☆39May 2, 2020Updated 5 years ago