PrincetonUniversity/piton-linux external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

PrincetonUniversity/piton-linux

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/PrincetonUniversity/piton-linux)

Close

PrincetonUniversity / piton-linuxView on GitHubMore

• External links
• Readme badge

Linux Kernel for OpenPiton

☆36Aug 2, 2022Updated 3 years ago

Alternatives and similar repositories for piton-linux

Users that are interested in piton-linux are comparing it to the libraries listed below

• PrincetonUniversity / primesim

  View on GitHub
  A parallel and distributed simulator for thousand-core chips
  ☆27Apr 10, 2018Updated 7 years ago
• kuopinghsu / biriscv

  View on GitHub
  biRISC-V - 32-bit dual issue RISC-V CPU Software Environment
  ☆15Jun 24, 2021Updated 4 years ago
• zero-day-labs / riscv-iommu-demo

  View on GitHub
  RISC-V IOMMU Demo (Linux & Bao)
  ☆24Dec 5, 2023Updated 2 years ago
• efficios / ctf

  View on GitHub
  Common Trace Format requirements and specifications
  ☆11Feb 7, 2023Updated 3 years ago
• PrincetonUniversity / openpiton

  View on GitHub
  The OpenPiton Platform
  ☆777Feb 25, 2026Updated 3 weeks ago
• avpatel / linux

  View on GitHub
  Linux kernel source tree
  ☆21Mar 6, 2026Updated 2 weeks ago
• openhwgroup / cve2

  View on GitHub
  The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…
  ☆60Mar 10, 2026Updated last week
• zero-day-labs / riscv-iopmp

  View on GitHub
  IOPMP IP
  ☆24Jul 11, 2025Updated 8 months ago
• freecores / wb_builder

  View on GitHub
  WISHBONE Builder
  ☆15Sep 10, 2016Updated 9 years ago
• jbush001 / WaveView

  View on GitHub
  Digital Waveform Viewer
  ☆17Jan 22, 2024Updated 2 years ago
• fkxxyz / mmconv

  View on GitHub
  A simple tool to convert mind map document between mindjet and xmind.
  ☆14Apr 26, 2021Updated 4 years ago
• antmicro / astsee

  View on GitHub
  A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.
  ☆15Mar 3, 2026Updated 2 weeks ago
• eyssette / graphviz-templates

  View on GitHub
  Modèles de schémas pour Graphviz
  ☆19Apr 11, 2021Updated 4 years ago
• openrisc / linux

  View on GitHub
  Linux kernel source tree
  ☆34Feb 11, 2026Updated last month
• pulp-platform / apb_timer

  View on GitHub
  APB Timer Unit
  ☆13Oct 30, 2025Updated 4 months ago
• dsnet / matrix-transpose

  View on GitHub
  Experiments in the efficient transpose of bit-matrices.
  ☆16Aug 31, 2015Updated 10 years ago
• steveicarus / simbus

  View on GitHub
  Icarus SIMBUS
  ☆20Nov 6, 2019Updated 6 years ago
• zero-day-labs / riscv-aia

  View on GitHub
  AIA IP compliant with the RISC-V AIA spec
  ☆46Jan 27, 2025Updated last year
• uni-due-syssec / bn-riscv

  View on GitHub
  Binary Ninja Plugin for RISC-V
  ☆14Nov 29, 2023Updated 2 years ago
• aeste / aemb

  View on GitHub
  Multi-threaded 32-bit embedded core family.
  ☆24Jul 9, 2012Updated 13 years ago
• DavePearce / StronglyConnectedComponents

  View on GitHub
  An example implementation of my algorithm for finding Strongly Connected Components.
  ☆12Nov 19, 2019Updated 6 years ago
• rivosinc / cove

  View on GitHub
  RISC-V Confidential VM Extension
  ☆14Jan 14, 2026Updated 2 months ago
• pulp-platform / pulp_cluster

  View on GitHub
  The multi-core cluster of a PULP system.
  ☆113Mar 12, 2026Updated last week
• tjeznach / linux

  View on GitHub
  Linux kernel source tree
  ☆14Jun 25, 2025Updated 8 months ago
• josecm / rocket-chip

  View on GitHub
  Rocket Chip Generator
  ☆13Jul 31, 2021Updated 4 years ago
• riscv-admin / graphics

  View on GitHub
  Graphics SIG organizational information
  ☆40Jan 10, 2024Updated 2 years ago
• openrisc / tutorials

  View on GitHub
  OpenRISC Tutorials
  ☆48Mar 14, 2026Updated last week
• Janspiry / Cminus-Compiler

  View on GitHub
  【Yacc】Cminus Compiler
  ☆10Sep 16, 2020Updated 5 years ago
• kvm-riscv / linux

  View on GitHub
  Linux KVM RISC-V repo
  ☆62Mar 6, 2026Updated 2 weeks ago
• PrincetonUniversity / OPDB

  View on GitHub
  OpenPiton Design Benchmark
  ☆28Mar 6, 2023Updated 3 years ago
• riscvarchive / riscv-clang

  View on GitHub
  ☆27Apr 12, 2019Updated 6 years ago
• MGDG / MyQueue

  View on GitHub
  用于串口通信或消息的环形队列驱动
  ☆13Sep 12, 2019Updated 6 years ago
• impact-eintr / ipp-source

  View on GitHub
  并行程序设计导论 源码与课后题答案
  ☆20Jul 9, 2021Updated 4 years ago
• pulp-platform / snitch

  View on GitHub
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆229Nov 22, 2023Updated 2 years ago
• tswast / code-snippets

  View on GitHub
  Snippets of code used in blog posts and other media.
  ☆13Nov 11, 2025Updated 4 months ago
• lol768 / xfer9860

  View on GitHub
  Fork of http://sourceforge.net/p/xfer9860/ because SF is terrible
  ☆10Feb 4, 2022Updated 4 years ago
• mrusci / training-mixed-precision-quantized-networks

  View on GitHub
  This repository containts the pytorch scripts to train mixed-precision networks for microcontroller deployment, based on the memory contr…
  ☆51May 9, 2024Updated last year
• NativeScript / sample-native-module

  View on GitHub
  Sample native module for NativeScript
  ☆11Jul 9, 2019Updated 6 years ago
• syntacore / scr1-sdk

  View on GitHub
  open-source SDKs for the SCR1 core
  ☆78Nov 15, 2024Updated last year