Alternatives and similar repositories for rodinia

Users that are interested in rodinia are comparing it to the libraries listed below

• ZiyangYE / General-Slow-DDR3-Interface
  A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
  ☆38Updated last year
• hydrausb3 / wch-ch569-serdes
  WCH CH569 SerDes Reverse Engineering
  ☆26Updated 2 years ago
• kazkojima / colorlight-i5-tips
  Tiny tips for Colorlight i5 FPGA board
  ☆57Updated 4 years ago
• mmicko / prjtang
  Documenting the Anlogic FPGA bit-stream format.
  ☆88Updated 2 years ago
• mithro / ixo-usb-jtag
  usb-jtag - Altera USB Blaster Emulation with a FX2
  ☆70Updated 3 years ago
• laurentiuduca / openverifla
  ☆17Updated 2 years ago
• libc0607 / ch552-ag1k-msd
  Load bitstream to AG1K series FPGA using CH552
  ☆12Updated 3 years ago
• nand2mario / ddr3-tang-primer-20k
  DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.
  ☆55Updated last year
• ultraembedded / core_usb_host
  Basic USB 1.1 Host Controller for small FPGAs
  ☆90Updated 5 years ago
• VladimirDuan / CH55x-USB-Blaster
  USB-Blaster instance on CH55x MCU.
  ☆49Updated 5 years ago
• AnlogicInfo / anlogic-usbjtag
  A far more light version anlogic-jtag cable with some enhanced functions.
  ☆49Updated 9 months ago
• gtjennings1 / HyperBUS
  A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs
  ☆60Updated 6 years ago
• ultraembedded / core_usb_uart
  USB serial device (CDC-ACM)
  ☆38Updated 4 years ago
• ultraembedded / core_ulpi_wrapper
  ULPI Link Wrapper (USB Phy Interface)
  ☆28Updated 5 years ago
• diodep / ch55x_jtag
  CH55x USB to JTAG bridge
  ☆133Updated 3 months ago
• gtortone / esp-xvcd
  ESP8266 Xilinx Virtual Cable - wifi JTAG
  ☆39Updated 4 years ago
• j-marjanovic / jtag-quartus-ft232h
  ☆46Updated 3 years ago
• gtjennings1 / UPDuino-LH154Q01-Display
  Design to connect Lattice Ultraplus FPGA to LH154Q01 Display
  ☆28Updated 6 years ago
• joshajohnson / ecp5-mini
  ECP5 FPGA in an "S7 Mini" form factor
  ☆80Updated 3 years ago
• metro94 / RV-DAP-Plus
  ☆25Updated 3 years ago
• lawrie / ulx3s_examples
  Example Verilog code for Ulx3s
  ☆40Updated 3 years ago
• blackmesalabs / s7_mini_fpga
  Example designs for the Spartan7 "S7 Mini" FPGA board
  ☆28Updated 6 years ago
• stnolting / cjtag_bridge
  🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.
  ☆24Updated 3 years ago
• openXC7 / xc7k325t-blinky-nextpnr
  ☆45Updated 2 years ago
• CospanDesign / nysa-sdio-device
  SDIO Device Verilog Core
  ☆22Updated 6 years ago
• marsohod4you / jtag_hw_mbftdi_blaster
  ☆33Updated 3 years ago
• vanbwodonk / ft2232hl-jtag-clone
  Digilent JTAG clone hardware + eeprom firmware (.bin)
  ☆63Updated 2 years ago
• Leungfung / ebaz4205_hw
  ☆78Updated 6 years ago
• xjtuecho / AgmPill
  A low cost FPGA/CPLD dev-board based on AG1280Q48.
  ☆66Updated 2 years ago
• openwch / ch569
  SDK sch&layout reference design and datasheet documention
  ☆62Updated last year