pbing / FM_RadioLinks
Simple mono FM Radio.
☆48Updated 9 years ago
Alternatives and similar repositories for FM_Radio
Users that are interested in FM_Radio are comparing it to the libraries listed below
Sorting:
- FPGA core boards / evaluation boards based on CDCTL hardware☆93Updated 3 years ago
- The program for USB-Blaster Chinese version on STM32 works with☆32Updated 7 years ago
- 蚂蚁S9矿板移植pynq2.5☆30Updated 4 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Updated 5 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆51Updated 11 months ago
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆73Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- An open source FPGA design for DSLogic☆158Updated 11 years ago
- AD7606 driver verilog☆44Updated 6 years ago
- Design, Documentation, Schematic, Board, Code files for the FPGA Oscilloscope project using an Altera Cyclone III FPGA.☆110Updated 11 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆65Updated 3 years ago
- This is xc7z020clg400 FPGA hardware core board design☆58Updated last year
- SEA-S7_gesture recognition☆16Updated 5 years ago
- xilxin download tools☆52Updated 5 years ago
- Binary blob for Anlogic USB-JTAG adapter (temporary), We should figure out much better solution next year.☆18Updated 6 years ago
- Open source zynq platform☆18Updated 7 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆114Updated 3 years ago
- ☆78Updated 6 years ago
- a simple FPGA xdma demo based Memblaze☆17Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆81Updated 4 years ago
- SW SDR☆44Updated 2 years ago
- USB serial device (CDC-ACM)☆40Updated 5 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- simple DSO over Wi-Fi☆112Updated 8 years ago
- turbo 8051☆29Updated 7 years ago
- Xilinx virtual cable daemon j-link support☆22Updated 8 years ago
- ☆28Updated 4 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13Updated 10 years ago
- Design files for sdr5 prototype (Zynq + AD9363)☆106Updated 5 years ago