linfenghuaster / Regex-FPGALinks
Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.
☆12Updated 7 years ago
Alternatives and similar repositories for Regex-FPGA
Users that are interested in Regex-FPGA are comparing it to the libraries listed below
Sorting:
- DyRACT Open Source Repository☆16Updated 9 years ago
- High Throughput Image Filters on FPGAs☆13Updated 7 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- ☆19Updated last year
- doppioDB - A hardware accelerated database☆49Updated 8 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆15Updated 5 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆67Updated 7 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 4 years ago
- A networked FPGA key-value store written in Clash☆28Updated last year
- internship☆10Updated 7 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Updated 5 years ago
- Decision Trees Inference☆14Updated 7 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- A powerful and modern open-source architecture description language.☆42Updated 7 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated 11 months ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Open source EDA chip design flow☆51Updated 8 years ago
- OpenCL Demos for Xilinx FPGAs☆31Updated 9 years ago
- OS-free port of LwIP stack to ARM board with lan91c111 ethernet controller☆15Updated 4 years ago
- Hardware implementation of the SipHash short-inout PRF☆17Updated 4 months ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 7 years ago
- ☆14Updated 9 years ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆37Updated 5 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Updated 2 years ago
- RISC-V RV32I CPU written in verilog☆10Updated 5 years ago
- verilog/FPGA hardware description for very simple GPU☆17Updated 6 years ago
- Public resources available for Xilinx MPSOC+ and SDSOC hardware☆18Updated 8 years ago
- RISC-V GPGPU☆34Updated 5 years ago
- ☆9Updated 2 years ago