linfenghuaster / Regex-FPGALinks
Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.
☆12Updated 8 years ago
Alternatives and similar repositories for Regex-FPGA
Users that are interested in Regex-FPGA are comparing it to the libraries listed below
Sorting:
- DyRACT Open Source Repository☆16Updated 9 years ago
- High Throughput Image Filters on FPGAs☆14Updated 8 years ago
- doppioDB - A hardware accelerated database☆50Updated 8 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- A networked FPGA key-value store written in Clash☆29Updated last year
- ☆19Updated 2 years ago
- Decision Trees Inference☆14Updated 7 years ago
- An FPGA integration and acceleration of the popular FAISS framework for approximate similarity search☆25Updated 6 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- internship☆10Updated 8 years ago
- Open source EDA chip design flow☆51Updated 8 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆68Updated 7 years ago
- ☆14Updated 9 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Updated 4 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 9 years ago
- verilog/FPGA hardware description for very simple GPU☆16Updated 6 years ago
- ☆61Updated 4 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 6 years ago
- Another tiny RISC-V implementation☆62Updated 4 years ago
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year
- A library for working with the posit number type.☆16Updated 5 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Updated 6 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆28Updated 12 years ago
- SmartNIC☆14Updated 7 years ago
- Hardware implementation of the SipHash short-inout PRF☆17Updated 8 months ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆17Updated 5 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 8 years ago