linfenghuaster / Regex-FPGA
Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.
☆11Updated 6 years ago
Related projects: ⓘ
- DyRACT Open Source Repository☆16Updated 8 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆64Updated 6 years ago
- A home for Genesis2 sources.☆36Updated 3 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 8 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆38Updated 8 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆15Updated 5 years ago
- A networked FPGA key-value store written in Clash☆27Updated 5 months ago
- doppioDB - A hardware accelerated database☆48Updated 7 years ago
- Hardware implementation of the SipHash short-inout PRF☆17Updated 3 years ago
- ☆23Updated 3 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- ☆36Updated this week
- ☆15Updated 8 years ago
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆37Updated 3 weeks ago
- Public resources available for Xilinx MPSOC+ and SDSOC hardware☆16Updated 7 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆17Updated 6 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆16Updated 6 months ago
- The official repository of the local FPGA Development Kit.☆17Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆13Updated 4 years ago
- Network packet parser generator☆46Updated 4 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 5 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 4 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Updated 3 years ago
- Useful utilities for BAR projects☆31Updated 8 months ago
- Python interface to FPGA interchange format☆41Updated last year
- SmartNIC☆14Updated 5 years ago
- Wrapper for ETH Ariane Core☆20Updated last month