ahmad2smile / SHA256_VerilogLinks
Verilog based FPGA Design of SHA256 Simulated on ModelSim
☆21Updated 7 years ago
Alternatives and similar repositories for SHA256_Verilog
Users that are interested in SHA256_Verilog are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆63Updated 4 years ago
- Implementation of the SHA256 Algorithm in Verilog☆37Updated 13 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- A simple DDR3 memory controller☆59Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆35Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- Verilog RTL Design☆44Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Verilog based BCH encoder/decoder☆125Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Updated 7 years ago
- JPEG Encoder Verilog☆78Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- ☆79Updated 3 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆31Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆19Updated last year
- IP operations in verilog (simulation and implementation on ice40)☆60Updated 5 years ago