ahmad2smile / SHA256_Verilog
Verilog based FPGA Design of SHA256 Simulated on ModelSim
☆19Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for SHA256_Verilog
- UART -> AXI Bridge☆55Updated 3 years ago
- Hamming ECC Encoder and Decoder to protect memories☆28Updated last month
- Generic FIFO implementation with optional FWFT☆54Updated 4 years ago
- Implementation of the PCIe physical layer☆29Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆44Updated 3 years ago
- The memory model was leveraged from micron.☆19Updated 6 years ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 6 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆58Updated 4 years ago
- ☆15Updated 6 years ago
- USB -> AXI Debug Bridge☆35Updated 3 years ago
- A simple DDR3 memory controller☆51Updated last year
- SDRAM controller with AXI4 interface☆78Updated 5 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆40Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆37Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆20Updated 4 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆21Updated 6 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆18Updated 9 years ago
- Verilog SPI master and slave☆46Updated 8 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- Verilog Code for a JPEG Decoder☆31Updated 6 years ago
- ☆46Updated 3 years ago
- IP operations in verilog (simulation and implementation on ice40)☆52Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆42Updated 11 months ago
- Extensible FPGA control platform☆53Updated last year
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆20Updated 6 years ago
- Generic AXI master stub☆19Updated 10 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆61Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆57Updated 2 years ago